{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:15:44Z","timestamp":1781885744898,"version":"3.54.5"},"reference-count":36,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,10,12]],"date-time":"2025-10-12T00:00:00Z","timestamp":1760227200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,10,12]],"date-time":"2025-10-12T00:00:00Z","timestamp":1760227200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,10,12]]},"DOI":"10.1109\/vlsi-soc64688.2025.11421711","type":"proceedings-article","created":{"date-parts":[[2026,3,12]],"date-time":"2026-03-12T20:31:18Z","timestamp":1773347478000},"page":"1-5","source":"Crossref","is-referenced-by-count":2,"title":["Deus Ex LLMs: AI vs Humans in Post-Quantum Cryptographic Hardware Code Generation"],"prefix":"10.1109","author":[{"given":"Ethan","family":"Cornett","sequence":"first","affiliation":[{"name":"North Carolina State University,HECTOR Research Lab,Department of Electrical and Computer Engineering,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rahul","family":"Magesh","sequence":"additional","affiliation":[{"name":"North Carolina State University,HECTOR Research Lab,Department of Electrical and Computer Engineering,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sharath","family":"Pendyala","sequence":"additional","affiliation":[{"name":"North Carolina State University,HECTOR Research Lab,Department of Electrical and Computer Engineering,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Elif Bilge","family":"Kavun","sequence":"additional","affiliation":[{"name":"Barkhausen Institut,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Aydin","family":"Aysu","sequence":"additional","affiliation":[{"name":"North Carolina State University,HECTOR Research Lab,Department of Electrical and Computer Engineering,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"issue":"1","key":"ref1","first-page":"120","article-title":"Empowering hardware development with generative ai: A review of large language models for hardware design automation","volume":"14","author":"Zhou","year":"2023","journal-title":"Electronics"},{"key":"ref2","article-title":"RTLCoder: Fully open-source and efficient LLM-assisted RTL code generation technique","author":"Liu","year":"2023","journal-title":"arXiv:2312.08617"},{"key":"ref3","volume-title":"An empirical study of LLMs for HLS-aided cryptographic design","author":"Gopinath","year":"2024"},{"key":"ref4","article-title":"LLM-aided efficient hardware design automation","author":"Xu","year":"2024","journal-title":"arXiv preprint arXiv:2410.18582"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3706628.3708861"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3676536.3676781"},{"issue":"1","key":"ref7","doi-asserted-by":"crossref","DOI":"10.3390\/electronics14010120","article-title":"Hardware design and verification with large language models: A scoping review, challenges, and open issues","volume":"14","author":"Abdollahi","year":"2025","journal-title":"Electronics"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3706628.3708861"},{"issue":"10","key":"ref9","first-page":"3456","article-title":"Machine learning for FPGA electronic design automation","volume":"42","author":"Li","year":"2023","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"5","key":"ref10","first-page":"1","article-title":"Falcon: FastFourier lattice-based compact signatures over NTRU","volume":"36","author":"Fouque","year":"2018","journal-title":"Submission to the NIST\u2019s post-quantum cryptography standardization process"},{"key":"ref11","volume-title":"Chatgpt (may 2025 version) [large language model]","year":"2025"},{"key":"ref12","volume-title":"Claude 3 (march 2025 version) [large language model]","year":"2025"},{"key":"ref13","volume-title":"Deepseek (may 2025 version) [large language model]","year":"2025"},{"key":"ref14","volume-title":"Gemini (may 2025 version) [large language model]","year":"2025"},{"key":"ref15","volume-title":"Grok (may 2025 version) [large language model]","year":"2025"},{"issue":"1","key":"ref16","doi-asserted-by":"crossref","first-page":"203","DOI":"10.46586\/tches.v2025.i1.203-226","article-title":"FalconSign: An Efficient and High-Throughput Hardware Architecture for Falcon Signature Generation","volume":"2025","author":"Ouyang","year":"2024","journal-title":"IACR Transactions on Cryptographic Hardware and Embedded Systems"},{"key":"ref17","first-page":"90","article-title":"A Hardware-Software Co-Design for the Discrete Gaussian Sampling of FALCON Digital Signature","volume-title":"2024 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)","author":"Karabulut"},{"key":"ref18","article-title":"SHIFT SNARE: Uncovering secret keys in FALCON via single-trace analysis","author":"Qiu","year":"2025","journal-title":"Cryptology ePrint Archive"},{"key":"ref19","first-page":"44446","article-title":"Accelerating Falcon on ARMv8","volume-title":"IEEE Access","volume":"10","author":"Kim"},{"key":"ref20","first-page":"57947","article-title":"An Efficient Hardware\/Software CoDesign for FALCON on Low-End Embedded Systems","volume-title":"IEEE Access","volume":"12","author":"Lee"},{"key":"ref21","article-title":"Falcon Takes Off - A Hardware Implementation of the Falcon Signature Scheme","author":"Schmid","year":"2023","journal-title":"IACR Cryptol. ePrint Arch"},{"key":"ref22","first-page":"1","article-title":"RVCE-FAL: A RISC-V Scalar-Vector Custom Extension for Faster FALCON Digital Signature","volume-title":"2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)","author":"Yu"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-37679-5_18"},{"key":"ref24","volume-title":"Hardware Architectures for Post-Quantum Digital Signature Schemes","author":"Soni","year":"2020"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/BFb0054868"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2930889.2930923"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2642962"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3001170"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/tc.2019.2940949"},{"key":"ref30","first-page":"988","volume-title":"Exploring Code Language Models for Automated HLS-based Hardware Generation: Benchmark, Infrastructure and Analysis","author":"Gai","year":"2025"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/3676536.3699507"},{"key":"ref32","volume-title":"falcon.py","author":"Prest","year":"2022"},{"issue":"v2024.2","key":"ref33","volume-title":"Vitis HighLevel Synthesis User Guide, Advanced Micro Devices, Inc","volume":"uG1399","year":"2025"},{"key":"ref34","volume-title":"UltraScale Architecture Overview","year":"2023"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2922999"},{"key":"ref36","volume-title":"7 Series FPGAs Data Sheet: Overview (DS180)","year":"2020"}],"event":{"name":"2025 IFIP\/IEEE 33rd International Conference on Very Large Scale Integration (VLSI-SoC)","location":"Puerto Varas, Chile","start":{"date-parts":[[2025,10,12]]},"end":{"date-parts":[[2025,10,15]]}},"container-title":["2025 IFIP\/IEEE 33rd International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11421694\/11421707\/11421711.pdf?arnumber=11421711","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T04:55:49Z","timestamp":1773377749000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11421711\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,12]]},"references-count":36,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc64688.2025.11421711","relation":{},"subject":[],"published":{"date-parts":[[2025,10,12]]}}}