{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T07:58:23Z","timestamp":1773388703972,"version":"3.50.1"},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,10,12]],"date-time":"2025-10-12T00:00:00Z","timestamp":1760227200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,10,12]],"date-time":"2025-10-12T00:00:00Z","timestamp":1760227200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,10,12]]},"DOI":"10.1109\/vlsi-soc64688.2025.11421713","type":"proceedings-article","created":{"date-parts":[[2026,3,12]],"date-time":"2026-03-12T20:31:18Z","timestamp":1773347478000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["Non-Volatile Ferroelectric-AND (FeAND) Memory Cell Design"],"prefix":"10.1109","author":[{"given":"Basile","family":"Darne","sequence":"first","affiliation":[{"name":"Universit&#x00E9; Claude Bernard Lyon 1 CPE Lyon, INL UMR5270,Centrale Lyon INSA Lyon CNRS,Ecully,France,69130"}]},{"given":"Miqueas","family":"Filsinger","sequence":"additional","affiliation":[{"name":"Universit&#x00E9; Claude Bernard Lyon 1 CPE Lyon, INL UMR5270,Centrale Lyon INSA Lyon CNRS,Ecully,France,69130"}]},{"given":"Alberto","family":"Bosio","sequence":"additional","affiliation":[{"name":"Universit&#x00E9; Claude Bernard Lyon 1 CPE Lyon, INL UMR5270,Centrale Lyon INSA Lyon CNRS,Ecully,France,69130"}]},{"given":"Damien","family":"Deleruyelle","sequence":"additional","affiliation":[{"name":"Universit&#x00E9; Claude Bernard Lyon 1 CPE Lyon, INL UMR5270,Centrale Lyon INSA Lyon CNRS,Ecully,France,69130"}]},{"given":"Ian","family":"O\u2019Connor","sequence":"additional","affiliation":[{"name":"Universit&#x00E9; Claude Bernard Lyon 1 CPE Lyon, INL UMR5270,Centrale Lyon INSA Lyon CNRS,Ecully,France,69130"}]},{"given":"Bertrand","family":"Vilquin","sequence":"additional","affiliation":[{"name":"Universit&#x00E9; Claude Bernard Lyon 1 CPE Lyon, INL UMR5270,Centrale Lyon INSA Lyon CNRS,Ecully,France,69130"}]},{"given":"C\u00e9dric","family":"Marchand","sequence":"additional","affiliation":[{"name":"Universit&#x00E9; Claude Bernard Lyon 1 CPE Lyon, INL UMR5270,Centrale Lyon INSA Lyon CNRS,Ecully,France,69130"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2747910"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"722","DOI":"10.1109\/DATE.2005.92","article-title":"Challenges in embedded memory design and test","volume":"2","author":"Marinissen","year":"2005","journal-title":"Design, Automation and Test in Europe"},{"key":"ref3","first-page":"1","article-title":"Review and Outlook on Embedded NVM Technologies From Evolution to Revolution","volume-title":"2020 IEEE International Memory Workshop (IMW)","author":"Strenz"},{"key":"ref4","first-page":"9.4.1","article-title":"Embedded Flash technologies and their applications: Status & outlook","volume-title":"2011 International Electron Devices Meeting","author":"Strenz"},{"issue":"10","key":"ref5","doi-asserted-by":"crossref","first-page":"588","DOI":"10.1038\/s41928-020-00492-7","article-title":"The future of ferroelectric field-effect transistor technology","volume":"3","author":"Khan","year":"2020","journal-title":"Nature Electronics"},{"issue":"6","key":"ref6","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1109\/MM.2020.3026667","article-title":"FerroElectronics for Edge Intelligence","volume":"40","author":"Keshavarzi","year":"2020","journal-title":"IEEE Micro"},{"key":"ref7","first-page":"401","article-title":"Ferroelectrics: From Memory to Computing","volume-title":"2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC)","author":"Ni"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1126\/science.246.4936.1400"},{"issue":"5","key":"ref9","doi-asserted-by":"crossref","DOI":"10.1149\/2.0081505jss","article-title":"Ferroelectric Hafnium Oxide Based Materials and Devices: Assessment of Current Status and Future Prospects","volume":"4","author":"M\u00fcller","year":"2015","journal-title":"ECS Journal of Solid State Science and Technology"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1063\/1.3634052"},{"issue":"4","key":"ref11","doi-asserted-by":"crossref","first-page":"1434","DOI":"10.1109\/TED.2020.2976148","article-title":"The Past, the Present, and the Future of Ferroelectric Memories","volume":"67","author":"Mikolajick","year":"2020","journal-title":"IEEE Transactions on Electron Devices"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"109053","DOI":"10.1016\/j.sse.2024.109053","article-title":"A review of hafnium-based ferroelectrics for advanced computing","volume":"225","author":"Xu","year":"2025","journal-title":"Solid-State Electronics"},{"issue":"1","key":"ref13","doi-asserted-by":"crossref","first-page":"263","DOI":"10.1039\/C9MH01215J","article-title":"Anomalous polarization switching and permanent retention in a ferroelectric ionic conductor","volume":"7","author":"Zhou","year":"2020","journal-title":"Materials Horizons"},{"key":"ref14","first-page":"1","article-title":"High-Endurance and Low-Voltage operation of 1T1C FeRAM Arrays for Nonvolatile Memory Application","volume-title":"2021 IEEE International Memory Workshop (IMW)","author":"Okuno"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268425"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6528\/ac189f"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"105591","DOI":"10.1016\/j.mtcomm.2023.105591","article-title":"Ferroelectric Field Effect Transistors (FeFETs): Advancements, challenges and exciting prospects for next generation Non-Volatile Memory (NVM) applications","volume":"35","author":"Ajayan","year":"2023","journal-title":"Materials Today Communications"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1063\/1.351910"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.1997.623738"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TMAT.2024.3423665"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1002\/apxr.202400194"}],"event":{"name":"2025 IFIP\/IEEE 33rd International Conference on Very Large Scale Integration (VLSI-SoC)","location":"Puerto Varas, Chile","start":{"date-parts":[[2025,10,12]]},"end":{"date-parts":[[2025,10,15]]}},"container-title":["2025 IFIP\/IEEE 33rd International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11421694\/11421707\/11421713.pdf?arnumber=11421713","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T04:55:46Z","timestamp":1773377746000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11421713\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,12]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc64688.2025.11421713","relation":{},"subject":[],"published":{"date-parts":[[2025,10,12]]}}}