{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,24]],"date-time":"2026-06-24T06:06:18Z","timestamp":1782281178327,"version":"3.54.5"},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,10,12]],"date-time":"2025-10-12T00:00:00Z","timestamp":1760227200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,10,12]],"date-time":"2025-10-12T00:00:00Z","timestamp":1760227200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001665","name":"Agence Nationale de la Recherche","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001665","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000780","name":"European Commission","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000780","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,10,12]]},"DOI":"10.1109\/vlsi-soc64688.2025.11421765","type":"proceedings-article","created":{"date-parts":[[2026,3,12]],"date-time":"2026-03-12T20:31:18Z","timestamp":1773347478000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["Exploring Enhancements to 1T1C FeMFET Bitcells with a Versatile DTCO Methodology"],"prefix":"10.1109","author":[{"given":"Rosario","family":"Pronsato","sequence":"first","affiliation":[{"name":"Universite Claude Bernard Lyon 1 CPE Lyon, INL UMR5270,Ecole Centrale de Lyon INSA Lyon CNRS,Ecully,France,69130"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Antoine","family":"Cauquil","sequence":"additional","affiliation":[{"name":"Universite Claude Bernard Lyon 1 CPE Lyon, INL UMR5270,Ecole Centrale de Lyon INSA Lyon CNRS,Ecully,France,69130"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Pascal","family":"Vivet","sequence":"additional","affiliation":[{"name":"CEA-LIST,Grenoble,France"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jean","family":"Coignus","sequence":"additional","affiliation":[{"name":"CEA-LETI Univ. Grenoble Alpes,Grenoble,France"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Damien","family":"Deleruyelle","sequence":"additional","affiliation":[{"name":"Universite Claude Bernard Lyon 1 CPE Lyon, INL UMR5270,Ecole Centrale de Lyon INSA Lyon CNRS,Ecully,France,69130"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"C\u00e9dric","family":"Marchand","sequence":"additional","affiliation":[{"name":"Universite Claude Bernard Lyon 1 CPE Lyon, INL UMR5270,Ecole Centrale de Lyon INSA Lyon CNRS,Ecully,France,69130"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lioua","family":"Labrak","sequence":"additional","affiliation":[{"name":"Universite Claude Bernard Lyon 1 CPE Lyon, INL UMR5270,Ecole Centrale de Lyon INSA Lyon CNRS,Ecully,France,69130"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ian","family":"O\u2019Connor","sequence":"additional","affiliation":[{"name":"Universite Claude Bernard Lyon 1 CPE Lyon, INL UMR5270,Ecole Centrale de Lyon INSA Lyon CNRS,Ecully,France,69130"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3020286"},{"issue":"7923","key":"ref2","doi-asserted-by":"crossref","first-page":"504","DOI":"10.1038\/s41586-022-04992-8","article-title":"A compute-in-memory chip based on resistive random-access memory","volume":"608","author":"Wan","year":"2022","journal-title":"Nature"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2573586"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ESSERC62670.2024.10719478"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586172"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3333754"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON58565.2023.10396275"},{"key":"ref8","article-title":"HCMOS9A process design kit for the 130 nm high speed CMOS technology node","journal-title":"Proprietary, accessed under NDA, 2025, provided by STMicroelectronics through Europractice"},{"key":"ref9","article-title":"28SLP process design kit for the 28 nm HKMG technology node","journal-title":"Proprietary, accessed under NDA, 2025, provided by GlobalFoundries through Europractice"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2022.3198138"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.1997.623738"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1063\/1.5010207"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2022.3216819"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2022.3216558"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP49362.2020.00027"},{"issue":"7","key":"ref16","doi-asserted-by":"crossref","first-page":"2412332","DOI":"10.1002\/adfm.202412332","article-title":"Review of ferroelectric materials and devices toward ultralow voltage operation","volume":"35","author":"Wang","year":"2025","journal-title":"Advanced Functional Materials"},{"issue":"3","key":"ref17","doi-asserted-by":"crossref","first-page":"178","DOI":"10.1002\/widm.1124","article-title":"Evolutionary algorithms","volume":"4","author":"Bartz-Beielstein","year":"2014","journal-title":"WIREs Data Mining and Knowledge Discovery"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/s11837-018-3140-5"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1039\/c7nr02121f"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2990567"},{"key":"ref21","volume-title":"Python-skill bridge","year":"2023"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/4235.996017"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/SPEEDAM.2006.1649862"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/tsp.2015.7296478"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/access.2024.3462952"},{"key":"ref26","volume-title":"Design of Analog CMOS Integrated Circuits (17.2)","author":"Razavi","year":"2000"}],"event":{"name":"2025 IFIP\/IEEE 33rd International Conference on Very Large Scale Integration (VLSI-SoC)","location":"Puerto Varas, Chile","start":{"date-parts":[[2025,10,12]]},"end":{"date-parts":[[2025,10,15]]}},"container-title":["2025 IFIP\/IEEE 33rd International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11421694\/11421707\/11421765.pdf?arnumber=11421765","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,24]],"date-time":"2026-06-24T05:33:10Z","timestamp":1782279190000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11421765\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,12]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc64688.2025.11421765","relation":{},"subject":[],"published":{"date-parts":[[2025,10,12]]}}}