{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T04:48:03Z","timestamp":1725511683872},"reference-count":0,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008]]},"DOI":"10.1109\/vlsi.2008.132","type":"proceedings-article","created":{"date-parts":[[2008,2,15]],"date-time":"2008-02-15T20:12:40Z","timestamp":1203106360000},"page":"11-11","source":"Crossref","is-referenced-by-count":0,"title":["Architecture Exploration for Low Power Design"],"prefix":"10.1109","author":[{"given":"Vinod","family":"Kathail","sequence":"first","affiliation":[]},{"given":"Tom","family":"Miller","sequence":"additional","affiliation":[]}],"member":"263","event":{"name":"21st International Conference on VLSI Design (VLSID 2008)","start":{"date-parts":[[2008,1,4]]},"location":"Hyderabad, India","end":{"date-parts":[[2008,1,8]]}},"container-title":["21st International Conference on VLSI Design (VLSID 2008)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4450447\/4450448\/04450469.pdf?arnumber=4450469","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T21:33:43Z","timestamp":1489700023000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4450469\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008]]},"references-count":0,"URL":"https:\/\/doi.org\/10.1109\/vlsi.2008.132","relation":{},"subject":[],"published":{"date-parts":[[2008]]}}}