{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T01:05:10Z","timestamp":1725411910852},"reference-count":4,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1109\/vlsic.2012.6243765","type":"proceedings-article","created":{"date-parts":[[2012,7,31]],"date-time":"2012-07-31T16:37:23Z","timestamp":1343752643000},"page":"12-13","source":"Crossref","is-referenced-by-count":0,"title":["A 160-GHz receiver-based phase-locked loop in 65 nm CMOS technology"],"prefix":"10.1109","author":[{"given":"Wei-Zen","family":"Chen","sequence":"first","affiliation":[]},{"given":"Tai-You","family":"Lu","sequence":"additional","affiliation":[]},{"given":"Yan-Ting","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Jhong-Ting","family":"Jian","sequence":"additional","affiliation":[]},{"given":"Yi-Hung","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Guo-Wei","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Wen-De","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Chih-Hua","family":"Hsiao","sequence":"additional","affiliation":[]},{"given":"Shu-Yu","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Jung Yen","family":"Liao","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"276","article-title":"A 43.7mW 96GHz PLL in 65nm CMOS","author":"tsai","year":"2009","journal-title":"ISSCC Dig Tech Papers"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523262"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523264"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2008.926566"}],"event":{"name":"2012 IEEE Symposium on VLSI Circuits","start":{"date-parts":[[2012,6,13]]},"location":"Honolulu, HI, USA","end":{"date-parts":[[2012,6,15]]}},"container-title":["2012 Symposium on VLSI Circuits (VLSIC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6235082\/6243757\/06243765.pdf?arnumber=6243765","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T19:13:01Z","timestamp":1490123581000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6243765\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/vlsic.2012.6243765","relation":{},"subject":[],"published":{"date-parts":[[2012,6]]}}}