{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T07:22:56Z","timestamp":1751095376487},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1109\/vlsic.2012.6243780","type":"proceedings-article","created":{"date-parts":[[2012,7,31]],"date-time":"2012-07-31T16:37:23Z","timestamp":1343752643000},"page":"42-43","source":"Crossref","is-referenced-by-count":10,"title":["A 0.13µm 8Mb logic based Cu<inf>x<\/inf>Si<inf>y<\/inf>O resistive memory with self-adaptive yield enhancement and operation power reduction"],"prefix":"10.1109","author":[{"given":"X. Y.","family":"Xue","sequence":"first","affiliation":[]},{"given":"W. X.","family":"Jian","sequence":"additional","affiliation":[]},{"given":"J. G.","family":"Yang","sequence":"additional","affiliation":[]},{"given":"F. J.","family":"Xiao","sequence":"additional","affiliation":[]},{"given":"G.","family":"Chen","sequence":"additional","affiliation":[]},{"given":"X. L.","family":"Xu","sequence":"additional","affiliation":[]},{"given":"Y. F.","family":"Xie","sequence":"additional","affiliation":[]},{"given":"Y. Y.","family":"Lin","sequence":"additional","affiliation":[]},{"given":"R.","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Q. T.","family":"Zhou","sequence":"additional","affiliation":[]},{"given":"J. G.","family":"Wu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342708"},{"key":"2","first-page":"200","author":"sheu","year":"2011","journal-title":"ISSCC"},{"key":"1","first-page":"210","author":"otsuka","year":"2011","journal-title":"ISSCC"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2010.5556182"},{"key":"4","doi-asserted-by":"crossref","first-page":"681","DOI":"10.1109\/LED.2008.923319","author":"yin","year":"2008","journal-title":"EDL"}],"event":{"name":"2012 IEEE Symposium on VLSI Circuits","start":{"date-parts":[[2012,6,13]]},"location":"Honolulu, HI, USA","end":{"date-parts":[[2012,6,15]]}},"container-title":["2012 Symposium on VLSI Circuits (VLSIC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6235082\/6243757\/06243780.pdf?arnumber=6243780","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T18:15:30Z","timestamp":1497982530000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6243780\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/vlsic.2012.6243780","relation":{},"subject":[],"published":{"date-parts":[[2012,6]]}}}