{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T15:19:41Z","timestamp":1774365581103,"version":"3.50.1"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1109\/vlsic.2012.6243781","type":"proceedings-article","created":{"date-parts":[[2012,7,31]],"date-time":"2012-07-31T20:37:23Z","timestamp":1343767043000},"page":"44-45","source":"Crossref","is-referenced-by-count":43,"title":["A 3.14 um<sup>2<\/sup> 4T-2MTJ-cell fully parallel TCAM based on nonvolatile logic-in-memory architecture"],"prefix":"10.1109","author":[{"given":"Shoun","family":"Matsunaga","sequence":"first","affiliation":[]},{"given":"Sadahiko","family":"Miura","sequence":"additional","affiliation":[]},{"given":"Hiroaki","family":"Honjou","sequence":"additional","affiliation":[]},{"given":"Keizo","family":"Kinoshita","sequence":"additional","affiliation":[]},{"given":"Shoji","family":"Ikeda","sequence":"additional","affiliation":[]},{"given":"Tetsuo","family":"Endoh","sequence":"additional","affiliation":[]},{"given":"Hideo","family":"Ohno","sequence":"additional","affiliation":[]},{"given":"Takahiro","family":"Hanyu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","volume":"49","author":"matsunaga","year":"2010","journal-title":"JJAP"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1143\/APEX.2.023004"},{"key":"1","first-page":"783","author":"kudithipudi","year":"2008","journal-title":"MWSCAS"},{"key":"7","first-page":"66","volume":"18","author":"xu","year":"2010","journal-title":"TVLSI"},{"key":"6","first-page":"245","volume":"40","author":"noda","year":"2005","journal-title":"JSSC"},{"key":"5","first-page":"155","volume":"38","author":"arsovski","year":"2003","journal-title":"JSSC"},{"key":"4","first-page":"712","volume":"41","author":"pagiamtzis","year":"2006","journal-title":"JSSC"},{"key":"8","first-page":"298","author":"matsunaga","year":"2011","journal-title":"VLSI circuits"}],"event":{"name":"2012 IEEE Symposium on VLSI Circuits","location":"Honolulu, HI, USA","start":{"date-parts":[[2012,6,13]]},"end":{"date-parts":[[2012,6,15]]}},"container-title":["2012 Symposium on VLSI Circuits (VLSIC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6235082\/6243757\/06243781.pdf?arnumber=6243781","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T23:17:06Z","timestamp":1490138226000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6243781\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/vlsic.2012.6243781","relation":{},"subject":[],"published":{"date-parts":[[2012,6]]}}}