{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T07:43:03Z","timestamp":1725522183708},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1109\/vlsic.2012.6243813","type":"proceedings-article","created":{"date-parts":[[2012,7,31]],"date-time":"2012-07-31T16:37:23Z","timestamp":1343752643000},"page":"108-109","source":"Crossref","is-referenced-by-count":0,"title":["A 100+ meter 12Gb\/s\/lane copper cable link based on clock-forwarding"],"prefix":"10.1109","author":[{"given":"Tamer","family":"Ali","sequence":"first","affiliation":[]},{"given":"Won Ho","family":"Park","sequence":"additional","affiliation":[]},{"given":"Preeti","family":"Mulage","sequence":"additional","affiliation":[]},{"given":"E-Hung","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Ron","family":"Ho","sequence":"additional","affiliation":[]},{"given":"Chih-Kong Ken","family":"Yang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.838009"},{"key":"2","article-title":"A 8x5 Gb\/s source-synchronous receiver with clock generator phase error correction","author":"agrawal","year":"2008","journal-title":"CICC"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523252"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2028449"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804340"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746400"},{"key":"4","article-title":"A 500MHz MP\/DLL clock generator for a 5Gb\/s backplane transceiver in 0.25?m CMOS","author":"wei","year":"2003","journal-title":"ISSCC"}],"event":{"name":"2012 IEEE Symposium on VLSI Circuits","start":{"date-parts":[[2012,6,13]]},"location":"Honolulu, HI, USA","end":{"date-parts":[[2012,6,15]]}},"container-title":["2012 Symposium on VLSI Circuits (VLSIC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6235082\/6243757\/06243813.pdf?arnumber=6243813","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T19:24:18Z","timestamp":1490124258000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6243813\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/vlsic.2012.6243813","relation":{},"subject":[],"published":{"date-parts":[[2012,6]]}}}