{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T10:14:13Z","timestamp":1742379253306,"version":"3.28.0"},"reference-count":4,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1109\/vlsic.2012.6243827","type":"proceedings-article","created":{"date-parts":[[2012,7,31]],"date-time":"2012-07-31T20:37:23Z","timestamp":1343767043000},"page":"136-137","source":"Crossref","is-referenced-by-count":3,"title":["Adaptive multi-pulse program scheme based on tunneling speed classification for next generation multi-bit\/cell NAND FLASH"],"prefix":"10.1109","author":[{"given":"Yong Sung","family":"Cho","sequence":"first","affiliation":[]},{"given":"Il Han","family":"Park","sequence":"additional","affiliation":[]},{"given":"Sang Young","family":"Yoon","sequence":"additional","affiliation":[]},{"given":"Nam Hee","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Sang Hyun","family":"Joo","sequence":"additional","affiliation":[]},{"given":"Ki-Whan","family":"Song","sequence":"additional","affiliation":[]},{"given":"Kihwan","family":"Choi","sequence":"additional","affiliation":[]},{"given":"Jin Man","family":"Han","sequence":"additional","affiliation":[]},{"given":"Kye Hyun","family":"Kyung","sequence":"additional","affiliation":[]},{"given":"Young-Hyun","family":"Jun","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","volume":"55","author":"morizio","year":"2008","journal-title":"IEEE T-ED"},{"journal-title":"ISSCC Dig Tech Papers","year":"2008","author":"li","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.885101"},{"journal-title":"ISSCC Dig Tech Paper","year":"2009","author":"trinh","key":"4"}],"event":{"name":"2012 IEEE Symposium on VLSI Circuits","start":{"date-parts":[[2012,6,13]]},"location":"Honolulu, HI, USA","end":{"date-parts":[[2012,6,15]]}},"container-title":["2012 Symposium on VLSI Circuits (VLSIC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6235082\/6243757\/06243827.pdf?arnumber=6243827","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T23:27:34Z","timestamp":1490138854000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6243827\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/vlsic.2012.6243827","relation":{},"subject":[],"published":{"date-parts":[[2012,6]]}}}