{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T16:18:09Z","timestamp":1764173889400,"version":"build-2065373602"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1109\/vlsic.2012.6243830","type":"proceedings-article","created":{"date-parts":[[2012,7,31]],"date-time":"2012-07-31T20:37:23Z","timestamp":1343767043000},"page":"142-143","source":"Crossref","is-referenced-by-count":16,"title":["A clock jitter reduction circuit using gated phase blending between self-delayed clock edges"],"prefix":"10.1109","author":[{"given":"Kiichi","family":"Niitsu","sequence":"first","affiliation":[]},{"given":"Naohiro","family":"Harigai","sequence":"additional","affiliation":[]},{"given":"Daiki","family":"Hirabayashi","sequence":"additional","affiliation":[]},{"given":"Daiki","family":"Oki","sequence":"additional","affiliation":[]},{"given":"Masato","family":"Sakurai","sequence":"additional","affiliation":[]},{"given":"Osamu","family":"Kobayashi","sequence":"additional","affiliation":[]},{"given":"Takahiro J.","family":"Yamaguchi","sequence":"additional","affiliation":[]},{"given":"Haruo","family":"Kobayashi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"870","volume":"32","author":"mcneil","year":"1997","journal-title":"JSSC"},{"year":"0","key":"2"},{"year":"2004","author":"underhill","key":"1"},{"key":"6","first-page":"2758","volume":"42","author":"khalil","year":"2007","journal-title":"JSSC"},{"key":"5","first-page":"632","volume":"34","author":"garlepp","year":"1999","journal-title":"JSSC"},{"key":"4","first-page":"201","author":"niitsu","year":"2011","journal-title":"A-SSCC"}],"event":{"name":"2012 IEEE Symposium on VLSI Circuits","start":{"date-parts":[[2012,6,13]]},"location":"Honolulu, HI, USA","end":{"date-parts":[[2012,6,15]]}},"container-title":["2012 Symposium on VLSI Circuits (VLSIC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6235082\/6243757\/06243830.pdf?arnumber=6243830","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T23:30:38Z","timestamp":1490139038000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6243830\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/vlsic.2012.6243830","relation":{},"subject":[],"published":{"date-parts":[[2012,6]]}}}