{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T05:08:12Z","timestamp":1755925692802},"reference-count":3,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1109\/vlsic.2012.6243832","type":"proceedings-article","created":{"date-parts":[[2012,7,31]],"date-time":"2012-07-31T16:37:23Z","timestamp":1343752643000},"page":"146-147","source":"Crossref","is-referenced-by-count":14,"title":["Dynamic intrinsic chip ID using 32nm high-K\/metal gate SOI embedded DRAM"],"prefix":"10.1109","author":[{"given":"Daniel","family":"Fainstein","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sami","family":"Rosenblatt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alberto","family":"Cestero","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Norman","family":"Robson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Toshiaki","family":"Kirihata","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Subramanian S","family":"Iyer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"228","article-title":"3D Stackable 32nm High-K\/Metal Gate SOI Embedded DRAM Prototype","author":"golz","year":"2011","journal-title":"Symp on VLSI Circuits"},{"key":"2","first-page":"76","article-title":"Chip-ID Generating Circuit for Dependable LSI using Random Address Errors on Embedded SRAM and on-Chip Memory BIST","author":"fujiwara","year":"2011","journal-title":"Symp on VLSI Circuits"},{"key":"1","first-page":"406","article-title":"A 1.6J\/bit 96% Stable Chip ID Generating Circuit using Process Variations","author":"su","year":"2007","journal-title":"ISSCC Dig Tech Papers"}],"event":{"name":"2012 IEEE Symposium on VLSI Circuits","start":{"date-parts":[[2012,6,13]]},"location":"Honolulu, HI, USA","end":{"date-parts":[[2012,6,15]]}},"container-title":["2012 Symposium on VLSI Circuits (VLSIC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6235082\/6243757\/06243832.pdf?arnumber=6243832","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T19:27:36Z","timestamp":1490124456000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6243832\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6]]},"references-count":3,"URL":"https:\/\/doi.org\/10.1109\/vlsic.2012.6243832","relation":{},"subject":[],"published":{"date-parts":[[2012,6]]}}}