{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,27]],"date-time":"2025-07-27T07:27:30Z","timestamp":1753601250326},"reference-count":4,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/vlsic.2014.6858362","type":"proceedings-article","created":{"date-parts":[[2014,7,29]],"date-time":"2014-07-29T17:17:15Z","timestamp":1406654235000},"page":"1-2","source":"Crossref","is-referenced-by-count":6,"title":["A 4×40 Gb\/s quad-lane CDR with shared frequency tracking and data dependent jitter filtering"],"prefix":"10.1109","author":[{"given":"Masum","family":"Hossain","sequence":"first","affiliation":[]},{"given":"E-Hung","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Reza","family":"Navid","sequence":"additional","affiliation":[]},{"given":"Brian","family":"Leibowitz","sequence":"additional","affiliation":[]},{"given":"Adam","family":"Chou","sequence":"additional","affiliation":[]},{"given":"Simon","family":"Li","sequence":"additional","affiliation":[]},{"given":"M J","family":"Park","sequence":"additional","affiliation":[]},{"family":"Jihong Ren","sequence":"additional","affiliation":[]},{"given":"Barry","family":"Daly","sequence":"additional","affiliation":[]},{"given":"Bruce","family":"Su","sequence":"additional","affiliation":[]},{"given":"Makarand","family":"Shirasgaonkar","sequence":"additional","affiliation":[]},{"given":"Fred","family":"Heaton","sequence":"additional","affiliation":[]},{"given":"Jared","family":"Zerbe","sequence":"additional","affiliation":[]},{"given":"John","family":"Eble","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","article-title":"A 40Gb\/s serial link transceiver in 28nm CMOS technology","author":"chen","year":"2014","journal-title":"VLSI Symposium"},{"key":"2","article-title":"A 8x3.2Gb\/s parallel receiver with collaborative timing recovery","author":"agrawal","year":"2008","journal-title":"ISSCC"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2021913"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2176635"}],"event":{"name":"2014 IEEE Symposium on VLSI Circuits","start":{"date-parts":[[2014,6,10]]},"location":"Honolulu, HI, USA","end":{"date-parts":[[2014,6,13]]}},"container-title":["2014 Symposium on VLSI Circuits Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6850260\/6858353\/06858362.pdf?arnumber=6858362","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T15:18:37Z","timestamp":1490282317000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6858362\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/vlsic.2014.6858362","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]}}}