{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T12:03:03Z","timestamp":1725710583616},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/vlsic.2014.6858390","type":"proceedings-article","created":{"date-parts":[[2014,7,29]],"date-time":"2014-07-29T17:17:15Z","timestamp":1406654235000},"page":"1-2","source":"Crossref","is-referenced-by-count":2,"title":["A 2.7GHz to 7GHz fractional-N LCPLL utilizing multimetal layer SoC technology in 28nm CMOS"],"prefix":"10.1109","author":[{"family":"Chang-Hyeon Lee","sequence":"first","affiliation":[]},{"given":"Lindel","family":"Kabalican","sequence":"additional","affiliation":[]},{"family":"Yan Ge","sequence":"additional","affiliation":[]},{"given":"Hendra","family":"Kwantono","sequence":"additional","affiliation":[]},{"given":"Greg","family":"Unruh","sequence":"additional","affiliation":[]},{"given":"Mark","family":"Chambers","sequence":"additional","affiliation":[]},{"given":"Ichiro","family":"Fujimori","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/4.668989"},{"key":"2","article-title":"LCPLL with 1.2-octave locking range based on Mutual inductance switching in 45-nm SOI CMOS","author":"kossel","year":"2009","journal-title":"JSSC"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842851"},{"key":"5","article-title":"A 0.026mm2 5.3mW 32-to-2000MHz digital fractional-N phase locked-loop using a phase-interpolating phase-to-digital converter","author":"jang","year":"2013","journal-title":"ISSCC"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176996"}],"event":{"name":"2014 IEEE Symposium on VLSI Circuits","start":{"date-parts":[[2014,6,10]]},"location":"Honolulu, HI, USA","end":{"date-parts":[[2014,6,13]]}},"container-title":["2014 Symposium on VLSI Circuits Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6850260\/6858353\/06858390.pdf?arnumber=6858390","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T15:22:17Z","timestamp":1490282537000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6858390\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/vlsic.2014.6858390","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]}}}