{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:01:51Z","timestamp":1759147311822,"version":"3.28.0"},"reference-count":4,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/vlsic.2014.6858393","type":"proceedings-article","created":{"date-parts":[[2014,7,29]],"date-time":"2014-07-29T17:17:15Z","timestamp":1406654235000},"page":"1-2","source":"Crossref","is-referenced-by-count":7,"title":["A 12mW all-digital PLL based on class-F DCO for 4G phones in 28nm CMOS"],"prefix":"10.1109","author":[{"family":"Feng-Wei Kuo","sequence":"first","affiliation":[]},{"given":"Ron","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Kyle","family":"Yen","sequence":"additional","affiliation":[]},{"family":"Hsien-Yuan Liao","sequence":"additional","affiliation":[]},{"family":"Chewn-Pu Jou","sequence":"additional","affiliation":[]},{"family":"Fu-Lung Hsueh","sequence":"additional","affiliation":[]},{"given":"Masoud","family":"Babaie","sequence":"additional","affiliation":[]},{"given":"Robert Bogdan","family":"Staszewski","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"1","article-title":"A digital PLL with two-step closed-locking for multimode\/multi-band SAW-less transmitter","author":"ueda","year":"2012","journal-title":"IEEE CICC Conf"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2273823"},{"key":"1","first-page":"2904","article-title":"Spur-free multirate all-digital PLL for mobile phones in 65nm CMOS","volume":"46","author":"staszewski","year":"2011","journal-title":"IEEE JSSC"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2197130"}],"event":{"name":"2014 IEEE Symposium on VLSI Circuits","start":{"date-parts":[[2014,6,10]]},"location":"Honolulu, HI, USA","end":{"date-parts":[[2014,6,13]]}},"container-title":["2014 Symposium on VLSI Circuits Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6850260\/6858353\/06858393.pdf?arnumber=6858393","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T15:10:04Z","timestamp":1490281804000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6858393\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/vlsic.2014.6858393","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]}}}