{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T14:54:56Z","timestamp":1761663296520,"version":"3.28.0"},"reference-count":2,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/vlsic.2014.6858405","type":"proceedings-article","created":{"date-parts":[[2014,7,29]],"date-time":"2014-07-29T21:17:15Z","timestamp":1406668635000},"page":"1-2","source":"Crossref","is-referenced-by-count":9,"title":["A low power and ultra high reliability LDPC error correction engine with Digital Signal Processing for embedded NAND Flash Controller in 40nm COMS"],"prefix":"10.1109","author":[{"family":"Wei Lin","sequence":"first","affiliation":[]},{"family":"Shao-Wei Yen","sequence":"additional","affiliation":[]},{"family":"Yu-Cheng Hsu","sequence":"additional","affiliation":[]},{"family":"Yu-Hsiang Lin","sequence":"additional","affiliation":[]},{"family":"Li-Chun Liang","sequence":"additional","affiliation":[]},{"family":"Tien-Ching Wang","sequence":"additional","affiliation":[]},{"family":"Pei-Yu Shih","sequence":"additional","affiliation":[]},{"family":"Kuo-Hsin Lai","sequence":"additional","affiliation":[]},{"family":"Kuo-Yi Cheng","sequence":"additional","affiliation":[]},{"family":"Chun-Yen Chang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCNC.2013.6504218"},{"key":"1","doi-asserted-by":"crossref","first-page":"843","DOI":"10.1109\/TVLSI.2009.2015666","article-title":"VLSl lmplementation ofBCH error correction for multilevel cell nand flash memory","volume":"18","author":"choi","year":"2010","journal-title":"Transactions on Very Large Scale Integration Systems"}],"event":{"name":"2014 IEEE Symposium on VLSI Circuits","start":{"date-parts":[[2014,6,10]]},"location":"Honolulu, HI, USA","end":{"date-parts":[[2014,6,13]]}},"container-title":["2014 Symposium on VLSI Circuits Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6850260\/6858353\/06858405.pdf?arnumber=6858405","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T17:32:35Z","timestamp":1498152755000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6858405\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":2,"URL":"https:\/\/doi.org\/10.1109\/vlsic.2014.6858405","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]}}}