{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T15:52:30Z","timestamp":1772121150842,"version":"3.50.1"},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/vlsic.2014.6858437","type":"proceedings-article","created":{"date-parts":[[2014,7,29]],"date-time":"2014-07-29T21:17:15Z","timestamp":1406668635000},"page":"1-2","source":"Crossref","is-referenced-by-count":6,"title":["A 110mW, 0.04mm<sup>2<\/sup>, 11GS\/s 9-bit interleaved DAC in 28nm FDSOI with >50dB SFDR across Nyquist"],"prefix":"10.1109","author":[{"given":"Erik","family":"Olieman","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anne-Johan","family":"Annema","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bram","family":"Nauta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"11","article-title":"A 12b 1.7GS\/s two-times interleaved DAC with 62dBc IM3 across Nyquist using a single 1.2V supply solid-state circuits conference (A-SSCC) 2013","volume":"81","author":"olieman","year":"2013","journal-title":"IEEE Asian"},{"key":"2","first-page":"458","article-title":"A 14b 3\/6GHz current-steering RF DAC in 0.18?m CMOS with 66dB ACLR at 2.9GHz","author":"engel","year":"2012","journal-title":"ISSCC Dig Tech Papers"},{"key":"1","article-title":"A 13-Bit 9GS\/s RF DAC-based broadband transmitter in 28nm CMOS","author":"xiao","year":"2013","journal-title":"Proc Symp VLSI Circuits"},{"key":"5","first-page":"194","article-title":"A 56GS\/S 6b DAC in 65nm CMOS with 256\ufffd6b memory","author":"greshishchev","year":"2011","journal-title":"ISSCC Dig Tech Papers"},{"key":"4","first-page":"64","article-title":"A 3GS\/s, 9b, 1.2V single supply, pure binary DAC with >50dB SFDR up to 1.5GHz in 65nm CMOS","author":"tual","year":"2011","journal-title":"Proc 2011 Symp VLSI Circuits Dig"}],"event":{"name":"2014 IEEE Symposium on VLSI Circuits","location":"Honolulu, HI, USA","start":{"date-parts":[[2014,6,10]]},"end":{"date-parts":[[2014,6,13]]}},"container-title":["2014 Symposium on VLSI Circuits Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6850260\/6858353\/06858437.pdf?arnumber=6858437","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T19:34:58Z","timestamp":1490297698000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6858437\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/vlsic.2014.6858437","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]}}}