{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T10:27:57Z","timestamp":1725532077182},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/vlsic.2015.7231262","type":"proceedings-article","created":{"date-parts":[[2015,9,3]],"date-time":"2015-09-03T21:50:20Z","timestamp":1441317020000},"page":"C212-C213","source":"Crossref","is-referenced-by-count":1,"title":["A 100-GbE reverse gearbox IC in 40nm CMOS for supporting legacy 10- and 40-GbE standards"],"prefix":"10.1109","author":[{"given":"Taehun","family":"Yoon","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joon-Yeong","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kwangseok","family":"Han","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jeongsup","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sangeun","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Taeho","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hyosup","family":"Won","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinho","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hyeon-Min","family":"Bae","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746258"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2369494"},{"key":"ref6","first-page":"120","article-title":"100Gb\/s Ethernet chipsets in 65nm CMOS technology","author":"jiang","year":"2013","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177032"},{"key":"ref7","first-page":"40","article-title":"A 780mW 4×28Gb\/s transceiver for 100GbE gearbox PHY in 40nm CMOS","author":"singh","year":"2014","journal-title":"ISSCC Dig Tech Papers"},{"journal-title":"OIF-MLG-02 0","year":"0","key":"ref2"},{"journal-title":"IEEE P802 3ba 40 Gb\/s and 100 Gb\/s Ethernet Task Force","year":"0","key":"ref1"}],"event":{"name":"2015 Symposium on VLSI Circuits","start":{"date-parts":[[2015,6,17]]},"location":"Kyoto, Japan","end":{"date-parts":[[2015,6,19]]}},"container-title":["2015 Symposium on VLSI Circuits (VLSI Circuits)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7196579\/7231231\/07231262.pdf?arnumber=7231262","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,25]],"date-time":"2017-03-25T05:19:04Z","timestamp":1490419144000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7231262\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/vlsic.2015.7231262","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}