{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T07:56:46Z","timestamp":1725782206181},"reference-count":4,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/vlsic.2015.7231317","type":"proceedings-article","created":{"date-parts":[[2015,9,3]],"date-time":"2015-09-03T21:50:20Z","timestamp":1441317020000},"page":"C346-C347","source":"Crossref","is-referenced-by-count":4,"title":["A 0.5-to-0.75V, 3-to-8 Gbps\/lane, 385-to-790 fJ\/b, bi-directional, quad-lane forwarded-clock transceiver in 22nm CMOS"],"prefix":"10.1109","author":[{"given":"Rajesh","family":"Inti","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sudip","family":"Shekhar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ganesh","family":"Balamurugan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"James","family":"Jaussi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Clark","family":"Roberts","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tzu-Chien","family":"Hsueh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bryan","family":"Casper","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"98","author":"mansuri","year":"2012","journal-title":"Symp on VLSI Circuits"},{"journal-title":"Symp on VLSI Circuits","year":"2015","author":"shekhar","key":"ref3"},{"key":"ref2","first-page":"82","author":"zerbe","year":"2011","journal-title":"Symp on VLSI Circuits"},{"key":"ref1","first-page":"136","author":"palmer","year":"2009","journal-title":"Symp on VLSI Circuits"}],"event":{"name":"2015 Symposium on VLSI Circuits","start":{"date-parts":[[2015,6,17]]},"location":"Kyoto, Japan","end":{"date-parts":[[2015,6,19]]}},"container-title":["2015 Symposium on VLSI Circuits (VLSI Circuits)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7196579\/7231231\/07231317.pdf?arnumber=7231317","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,25]],"date-time":"2017-03-25T05:59:46Z","timestamp":1490421586000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7231317\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/vlsic.2015.7231317","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}