{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T17:47:32Z","timestamp":1725731252003},"reference-count":0,"publisher":"IEEE","license":[{"start":{"date-parts":[[2015,6,1]],"date-time":"2015-06-01T00:00:00Z","timestamp":1433116800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2015,6,1]],"date-time":"2015-06-01T00:00:00Z","timestamp":1433116800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/vlsic.2015.7231322","type":"proceedings-article","created":{"date-parts":[[2015,9,3]],"date-time":"2015-09-03T21:50:20Z","timestamp":1441317020000},"page":"C48-C49","source":"Crossref","is-referenced-by-count":14,"title":["A 23mW face recognition accelerator in 40nm CMOS with mostly-read 5T memory"],"prefix":"10.1109","author":[{"given":"Dongsuk","family":"Jeon","sequence":"first","affiliation":[{"name":"University of Michigan, MI"}]},{"given":"Qing","family":"Dong","sequence":"additional","affiliation":[{"name":"University of Michigan, MI"}]},{"given":"Yejoong","family":"Kim","sequence":"additional","affiliation":[{"name":"University of Michigan, MI"}]},{"given":"Xiaolong","family":"Wang","sequence":"additional","affiliation":[{"name":"Nanyang Technological University, Singapore"}]},{"given":"Shuai","family":"Chen","sequence":"additional","affiliation":[{"name":"Nanyang Technological University, Singapore"}]},{"given":"Hao","family":"Yu","sequence":"additional","affiliation":[{"name":"Nanyang Technological University, Singapore"}]},{"given":"David","family":"Blaauw","sequence":"additional","affiliation":[{"name":"University of Michigan, MI"}]},{"given":"Dennis","family":"Sylvester","sequence":"additional","affiliation":[{"name":"University of Michigan, MI"}]}],"member":"263","event":{"name":"2015 Symposium on VLSI Circuits","start":{"date-parts":[[2015,6,17]]},"location":"Kyoto, Japan","end":{"date-parts":[[2015,6,19]]}},"container-title":["2015 Symposium on VLSI Circuits (VLSI Circuits)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7196579\/7231231\/07231322.pdf?arnumber=7231322","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,7]],"date-time":"2024-03-07T19:09:14Z","timestamp":1709838554000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7231322\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":0,"URL":"https:\/\/doi.org\/10.1109\/vlsic.2015.7231322","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}