{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T21:08:52Z","timestamp":1725743332088},"reference-count":4,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/vlsic.2015.7231325","type":"proceedings-article","created":{"date-parts":[[2015,9,3]],"date-time":"2015-09-03T21:50:20Z","timestamp":1441317020000},"page":"C54-C55","source":"Crossref","is-referenced-by-count":11,"title":["Single-chip 4K 60fps 4:2:2 HEVC video encoder LSI with 8K scalability"],"prefix":"10.1109","author":[{"given":"Takayuki","family":"Onishi","sequence":"first","affiliation":[]},{"given":"Takashi","family":"Sano","sequence":"additional","affiliation":[]},{"given":"Yukikuni","family":"Nishida","sequence":"additional","affiliation":[]},{"given":"Kazuya","family":"Yokohari","sequence":"additional","affiliation":[]},{"given":"Jia","family":"Su","sequence":"additional","affiliation":[]},{"given":"Ken","family":"Nakamura","sequence":"additional","affiliation":[]},{"given":"Koyo","family":"Nitta","sequence":"additional","affiliation":[]},{"given":"Kimiko","family":"Kawashima","sequence":"additional","affiliation":[]},{"given":"Jun","family":"Okamoto","sequence":"additional","affiliation":[]},{"given":"Naoki","family":"Ono","sequence":"additional","affiliation":[]},{"given":"Ritsu","family":"Kusaba","sequence":"additional","affiliation":[]},{"given":"Atsushi","family":"Sagata","sequence":"additional","affiliation":[]},{"given":"Hiroe","family":"Iwasaki","sequence":"additional","affiliation":[]},{"given":"Mitsuo","family":"Ikeda","sequence":"additional","affiliation":[]},{"given":"Atsushi","family":"Shimizu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"106","article-title":"An H.264\/ AVC High422 profile and MPEG-2 422 profile encoder LSI for HDTV broadcasting infrastructures","author":"nitta","year":"2008","journal-title":"Dig Symp VLSI Circuits"},{"key":"ref3","first-page":"188","article-title":"A 1062Mpixels\/s 8192×4320p High Efficiency Video Coding (H.265) Encoder Chip","author":"sung-fang","year":"2013","journal-title":"Dig Symp VLSI Circuits"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742917"},{"key":"ref1","article-title":"High Efficiency Video Coding (HEVC) Range Extensions text specification: Draft 7","author":"flynn","year":"2014","journal-title":"ITU-T SG 16 WP3 and ISO\/IEC JCT1\/SC29\/WG11 Doc JCTVC-Q1005"}],"event":{"name":"2015 Symposium on VLSI Circuits","start":{"date-parts":[[2015,6,17]]},"location":"Kyoto, Japan","end":{"date-parts":[[2015,6,19]]}},"container-title":["2015 Symposium on VLSI Circuits (VLSI Circuits)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7196579\/7231231\/07231325.pdf?arnumber=7231325","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,25]],"date-time":"2017-03-25T04:47:21Z","timestamp":1490417241000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7231325\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/vlsic.2015.7231325","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}