{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,10]],"date-time":"2026-06-10T15:39:30Z","timestamp":1781105970827,"version":"3.54.1"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/vlsic.2015.7231332","type":"proceedings-article","created":{"date-parts":[[2015,9,3]],"date-time":"2015-09-03T21:50:20Z","timestamp":1441317020000},"page":"C84-C85","source":"Crossref","is-referenced-by-count":7,"title":["A 0.66e<sup>−<\/sup><inf>rms<\/inf> temporal-readout-noise 3D-stacked CMOS image sensor with conditional correlated multiple sampling (CCMS) technique"],"prefix":"10.1109","author":[{"given":"Shang-Fu","family":"Yeh","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kuo-Yu","family":"Chou","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hon-Yih","family":"Tu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Calvin Yi-Ping","family":"Chao","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Fu-Lung","family":"Hsueh","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","author":"seo","year":"2011","journal-title":"ISSCC"},{"key":"ref3","author":"lim","year":"2010","journal-title":"ISSCC"},{"key":"ref6","author":"liu","year":"2014","journal-title":"T-VLSI"},{"key":"ref5","author":"chen","year":"2012","journal-title":"ISSCC"},{"key":"ref2","author":"takahashi","year":"2007","journal-title":"ISSCC"},{"key":"ref1","author":"wang","year":"2008","journal-title":"ISSCC"}],"event":{"name":"2015 Symposium on VLSI Circuits","location":"Kyoto, Japan","start":{"date-parts":[[2015,6,17]]},"end":{"date-parts":[[2015,6,19]]}},"container-title":["2015 Symposium on VLSI Circuits (VLSI Circuits)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7196579\/7231231\/07231332.pdf?arnumber=7231332","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,25]],"date-time":"2017-03-25T04:40:49Z","timestamp":1490416849000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7231332\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/vlsic.2015.7231332","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}