{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T10:43:36Z","timestamp":1725792216783},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/vlsic.2015.7231344","type":"proceedings-article","created":{"date-parts":[[2015,9,3]],"date-time":"2015-09-03T17:50:20Z","timestamp":1441302620000},"page":"C112-C113","source":"Crossref","is-referenced-by-count":3,"title":["Toward 1024-channel parallel neural recording: Modular &amp;#x0394;-&amp;#x0394;&amp;#x03A3; analog front-end architecture with 4.84fJ\/C-s&amp;#x00B7;mm&lt;sup&gt;2&lt;\/sup&gt; energy-area product"],"prefix":"10.1109","author":[{"given":"Sung-Yun","family":"Park","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jihyun","family":"Cho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kyounghwan","family":"Na","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Euisik","family":"Yoon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"JSSC","year":"2012","author":"muller","key":"ref4"},{"journal-title":"Sym On VLSI Circuits","year":"2011","author":"walker","key":"ref3"},{"journal-title":"JSSC","year":"2014","author":"lopez","key":"ref6"},{"journal-title":"Int Solid-State Circuits Conf","year":"2013","author":"han","key":"ref5"},{"journal-title":"Areas Commun","year":"1999","author":"walden","key":"ref8"},{"journal-title":"IEEE Trans on Biomed Circuits and Syst","year":"2013","author":"xu","key":"ref7"},{"journal-title":"Nat Neurosci","year":"2011","author":"stevenson","key":"ref2"},{"journal-title":"Nat Neurosci","year":"2004","author":"buzs\u00e1ki","key":"ref1"}],"event":{"name":"2015 Symposium on VLSI Circuits","start":{"date-parts":[[2015,6,17]]},"location":"Kyoto, Japan","end":{"date-parts":[[2015,6,19]]}},"container-title":["2015 Symposium on VLSI Circuits (VLSI Circuits)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7196579\/7231231\/07231344.pdf?arnumber=7231344","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,25]],"date-time":"2017-03-25T01:59:43Z","timestamp":1490407183000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7231344\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/vlsic.2015.7231344","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}