{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T04:42:31Z","timestamp":1725770551915},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/vlsic.2015.7231345","type":"proceedings-article","created":{"date-parts":[[2015,9,3]],"date-time":"2015-09-03T17:50:20Z","timestamp":1441302620000},"page":"C116-C117","source":"Crossref","is-referenced-by-count":3,"title":["A 19.6-Gbps CMOS optical receiver with local feedback IIR DFE"],"prefix":"10.1109","author":[{"given":"Alireza","family":"Sharif-Bakhtiar","sequence":"first","affiliation":[]},{"given":"Anthony Chan","family":"Carusone","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"A 25Gb\/s 170? W\/Gb\/s optical receiver in 28nm CMOS for chip-to-chip optical communication","author":"saeedi","year":"2014","journal-title":"RFIC"},{"journal-title":"An 18 6Gb\/s double-sampling receiver in 65nm CMOS for ultra-low-power optical communication ISSCC","year":"2012","author":"nazari","key":"ref3"},{"article-title":"Optical Receivers Using DFE-IIR Equalization,” ISSCC)","year":"2013","author":"proesel","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1364\/OFC.2011.OThP3"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2014.6942116"},{"key":"ref7","article-title":"A low-power 20-GHz 52-dBO transimpedance amplifier in 80-nm CMOS","author":"kromer","year":"2004","journal-title":"JSSC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1364\/CLEO_SI.2014.STu1G.6"},{"key":"ref1","article-title":"A 25-to-28 Gb\/s High-Sensitivity (?9.7 dBm) 65 nm CMOS Optical Receiver for Board-to-Board Interconnects","author":"takemoto","year":"2014","journal-title":"JSSC"}],"event":{"name":"2015 Symposium on VLSI Circuits","start":{"date-parts":[[2015,6,17]]},"location":"Kyoto, Japan","end":{"date-parts":[[2015,6,19]]}},"container-title":["2015 Symposium on VLSI Circuits (VLSI Circuits)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7196579\/7231231\/07231345.pdf?arnumber=7231345","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,25]],"date-time":"2017-03-25T01:19:02Z","timestamp":1490404742000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7231345\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/vlsic.2015.7231345","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}