{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T13:03:49Z","timestamp":1725455029608},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/vlsic.2015.7231347","type":"proceedings-article","created":{"date-parts":[[2015,9,3]],"date-time":"2015-09-03T21:50:20Z","timestamp":1441317020000},"page":"C120-C121","source":"Crossref","is-referenced-by-count":2,"title":["A 25-Gb\/s, −10.8-dBm input sensitivity, PD-bandwidth tolerant CMOS optical receiver"],"prefix":"10.1109","author":[{"given":"Shih-Hao","family":"Huang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei-Zen","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","article-title":"A 4 × 25-to-28 Gb\/s 4.9-mW\/Gb\/s ?9.7 dBm high-sensitivity 65-nm CMOS optical receiver for board-to-board interconnects","author":"takemoto","year":"2013","journal-title":"ISSCC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2191684"},{"key":"ref6","article-title":"A 10-Gb\/s OEIC with meshed spatially-modulated PD in 0.18-µm CMOS","author":"huang","year":"2011","journal-title":"JSSC"},{"key":"ref5","article-title":"A 28Gb\/s 1pJ\/b shared-inductor optical receiver with 56% chip-area reduction in 28-nm CMOS","author":"huang","year":"2014","journal-title":"ISSCC"},{"key":"ref2","article-title":"A 24-Gb\/s double-sampling receiver for ultra-low-power optical communication","author":"honarvar","year":"2013","journal-title":"JSSC"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.920330"}],"event":{"name":"2015 Symposium on VLSI Circuits","start":{"date-parts":[[2015,6,17]]},"location":"Kyoto, Japan","end":{"date-parts":[[2015,6,19]]}},"container-title":["2015 Symposium on VLSI Circuits (VLSI Circuits)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7196579\/7231231\/07231347.pdf?arnumber=7231347","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,25]],"date-time":"2017-03-25T04:53:44Z","timestamp":1490417624000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7231347\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/vlsic.2015.7231347","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}