{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,10]],"date-time":"2026-05-10T03:30:50Z","timestamp":1778383850719,"version":"3.51.4"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/vlsic.2015.7231371","type":"proceedings-article","created":{"date-parts":[[2015,9,3]],"date-time":"2015-09-03T21:50:20Z","timestamp":1441317020000},"page":"C172-C173","source":"Crossref","is-referenced-by-count":18,"title":["Fabrication of a 3000-6-input-LUTs embedded and block-level power-gated nonvolatile FPGA chip using p-MTJ-based logic-in-memory structure"],"prefix":"10.1109","author":[{"given":"D.","family":"Suzuki","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Natsui","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Mochizuki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Miura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Honjo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Sato","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Fukami","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Ikeda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Endoh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Ohno","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Hanyu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","first-page":"11pb02","DOI":"10.1143\/JJAP.51.11PB02","volume":"51","author":"yamamoto","year":"2012","journal-title":"JJAP"},{"key":"ref3","first-page":"502","author":"aoki","year":"2014","journal-title":"ISSCC Dig Tech Pap"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1063\/1.4868332"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1587\/elex.10.20130772"},{"key":"ref8","first-page":"450","author":"suzuki","year":"2014","journal-title":"Ext Abstr Int Conf SSDM"},{"key":"ref7","first-page":"6.1","volume":"7","author":"luu","year":"2014","journal-title":"ACM TRETS"},{"key":"ref2","first-page":"330","author":"miyamura","year":"2014","journal-title":"Proc ISQED"},{"key":"ref1","first-page":"406","author":"liauw","year":"2012","journal-title":"ISSCC Dig Tech Pap"}],"event":{"name":"2015 Symposium on VLSI Circuits","location":"Kyoto, Japan","start":{"date-parts":[[2015,6,17]]},"end":{"date-parts":[[2015,6,19]]}},"container-title":["2015 Symposium on VLSI Circuits (VLSI Circuits)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7196579\/7231231\/07231371.pdf?arnumber=7231371","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,30]],"date-time":"2025-05-30T11:58:09Z","timestamp":1748606289000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7231371\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/vlsic.2015.7231371","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}