{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T20:29:18Z","timestamp":1768076958568,"version":"3.49.0"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/vlsic.2015.7231373","type":"proceedings-article","created":{"date-parts":[[2015,9,3]],"date-time":"2015-09-03T17:50:20Z","timestamp":1441302620000},"page":"T198-T199","source":"Crossref","is-referenced-by-count":6,"title":["Holistic technology optimization and key enablers for 7nm mobile SoC"],"prefix":"10.1109","author":[{"given":"S. C.","family":"Song","sequence":"first","affiliation":[]},{"given":"J.","family":"Xu","sequence":"additional","affiliation":[]},{"given":"N. N.","family":"Mojumder","sequence":"additional","affiliation":[]},{"given":"K.","family":"Rim","sequence":"additional","affiliation":[]},{"given":"D.","family":"Yang","sequence":"additional","affiliation":[]},{"given":"J.","family":"Bao","sequence":"additional","affiliation":[]},{"given":"J.","family":"Zhu","sequence":"additional","affiliation":[]},{"given":"J.","family":"Wang","sequence":"additional","affiliation":[]},{"given":"M.","family":"Badaroglu","sequence":"additional","affiliation":[]},{"given":"V.","family":"Machkaoutsan","sequence":"additional","affiliation":[]},{"given":"P.","family":"Narayanasetti","sequence":"additional","affiliation":[]},{"given":"B.","family":"Bucki","sequence":"additional","affiliation":[]},{"given":"J.","family":"Fischer","sequence":"additional","affiliation":[]},{"given":"Geoffrey","family":"Yeap","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"273","author":"mccoy","year":"2014","journal-title":"IITC"},{"key":"ref3","first-page":"10","author":"garcia","year":"2014","journal-title":"VLSI"},{"key":"ref6","first-page":"7","author":"mojumder","year":"2014","journal-title":"VLSI"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/16.974760"},{"key":"ref2","first-page":"7","author":"moroz","year":"2014","journal-title":"IEDM"},{"key":"ref1","first-page":"1","author":"yeap","year":"2013","journal-title":"IEDM"}],"event":{"name":"2015 Symposium on VLSI Circuits","location":"Kyoto, Japan","start":{"date-parts":[[2015,6,17]]},"end":{"date-parts":[[2015,6,19]]}},"container-title":["2015 Symposium on VLSI Circuits (VLSI Circuits)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7196579\/7231231\/07231373.pdf?arnumber=7231373","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,25]],"date-time":"2017-03-25T01:25:43Z","timestamp":1490405143000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7231373\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/vlsic.2015.7231373","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}