{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T05:37:16Z","timestamp":1725773836165},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/vlsic.2015.7231380","type":"proceedings-article","created":{"date-parts":[[2015,9,3]],"date-time":"2015-09-03T21:50:20Z","timestamp":1441317020000},"page":"T12-T13","source":"Crossref","is-referenced-by-count":6,"title":["A 14 nm SoC platform technology featuring 2&lt;sup&gt;nd&lt;\/sup&gt; generation Tri-Gate transistors, 70 nm gate pitch, 52 nm metal pitch, and 0.0499 um&lt;sup&gt;2&lt;\/sup&gt; SRAM cells, optimized for low power, high performance and high density SoC products"],"prefix":"10.1109","author":[{"given":"C.-H.","family":"Jan","sequence":"first","affiliation":[]},{"given":"F.","family":"Al-amoody","sequence":"additional","affiliation":[]},{"given":"H.-Y.","family":"Chang","sequence":"additional","affiliation":[]},{"given":"T.","family":"Chang","sequence":"additional","affiliation":[]},{"given":"Y.-W.","family":"Chen","sequence":"additional","affiliation":[]},{"given":"N.","family":"Dias","sequence":"additional","affiliation":[]},{"given":"W.","family":"Hafez","sequence":"additional","affiliation":[]},{"given":"D.","family":"Ingerly","sequence":"additional","affiliation":[]},{"given":"M.","family":"Jang","sequence":"additional","affiliation":[]},{"given":"E.","family":"Karl","sequence":"additional","affiliation":[]},{"given":"S. K.-Y.","family":"Shi","sequence":"additional","affiliation":[]},{"given":"K.","family":"Komeyli","sequence":"additional","affiliation":[]},{"given":"H.","family":"Kilambi","sequence":"additional","affiliation":[]},{"given":"A.","family":"Kumar","sequence":"additional","affiliation":[]},{"given":"K.","family":"Byon","sequence":"additional","affiliation":[]},{"given":"C.-G.","family":"Lee","sequence":"additional","affiliation":[]},{"given":"J.","family":"Lee","sequence":"additional","affiliation":[]},{"given":"T.","family":"Leo","sequence":"additional","affiliation":[]},{"given":"P.-C.","family":"Liu","sequence":"additional","affiliation":[]},{"given":"N.","family":"Nidhi","sequence":"additional","affiliation":[]},{"given":"R.","family":"Olac-vaw","sequence":"additional","affiliation":[]},{"given":"C.","family":"Petersburg","sequence":"additional","affiliation":[]},{"given":"K.","family":"Phoa","sequence":"additional","affiliation":[]},{"given":"C.","family":"Prasad","sequence":"additional","affiliation":[]},{"given":"C.","family":"Quincy","sequence":"additional","affiliation":[]},{"given":"R.","family":"Ramaswamy","sequence":"additional","affiliation":[]},{"given":"T.","family":"Rana","sequence":"additional","affiliation":[]},{"given":"L.","family":"Rockford","sequence":"additional","affiliation":[]},{"given":"A.","family":"Subramaniam","sequence":"additional","affiliation":[]},{"given":"C.","family":"Tsai","sequence":"additional","affiliation":[]},{"given":"P.","family":"Vandervoorn","sequence":"additional","affiliation":[]},{"given":"L.","family":"Yang","sequence":"additional","affiliation":[]},{"given":"A.","family":"Zainuddin","sequence":"additional","affiliation":[]},{"given":"P.","family":"Bai","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"44","author":"jan","year":"2012","journal-title":"IEDM Tech Dig"},{"key":"ref3","first-page":"647","author":"jan","year":"2009","journal-title":"IEDM Tech Dig"},{"key":"ref5","first-page":"71","author":"natarajan","year":"2014","journal-title":"IEDM Tech Dig"},{"key":"ref2","first-page":"247","author":"mistry","year":"2007","journal-title":"IEDM Tech Dig"},{"key":"ref1","first-page":"978","author":"ghani","year":"2003","journal-title":"IEDM Tech Dig"}],"event":{"name":"2015 Symposium on VLSI Circuits","start":{"date-parts":[[2015,6,17]]},"location":"Kyoto, Japan","end":{"date-parts":[[2015,6,19]]}},"container-title":["2015 Symposium on VLSI Circuits (VLSI Circuits)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7196579\/7231231\/07231380.pdf?arnumber=7231380","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,25]],"date-time":"2017-03-25T04:40:46Z","timestamp":1490416846000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7231380\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/vlsic.2015.7231380","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}