{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,27]],"date-time":"2025-07-27T07:53:13Z","timestamp":1753602793018,"version":"3.28.0"},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,6]]},"DOI":"10.1109\/vlsic.2016.7573461","type":"proceedings-article","created":{"date-parts":[[2016,10,6]],"date-time":"2016-10-06T18:39:47Z","timestamp":1475779187000},"page":"1-2","source":"Crossref","is-referenced-by-count":3,"title":["A 2\u00d7 logic density Programmable Logic array using atom switch fully implemented with logic transistors at 40nm-node and beyond"],"prefix":"10.1109","author":[{"given":"Y.","family":"Tsuji","sequence":"first","affiliation":[]},{"given":"X.","family":"Bai","sequence":"additional","affiliation":[]},{"given":"A.","family":"Morioka","sequence":"additional","affiliation":[]},{"given":"M.","family":"Miyamura","sequence":"additional","affiliation":[]},{"given":"R.","family":"Nebashi","sequence":"additional","affiliation":[]},{"given":"T.","family":"Sakamoto","sequence":"additional","affiliation":[]},{"given":"M.","family":"Tada","sequence":"additional","affiliation":[]},{"given":"N.","family":"Banno","sequence":"additional","affiliation":[]},{"given":"K.","family":"Okamoto","sequence":"additional","affiliation":[]},{"given":"N.","family":"Iguchi","sequence":"additional","affiliation":[]},{"given":"H.","family":"Hada","sequence":"additional","affiliation":[]},{"given":"T.","family":"Sugibayashi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/329166.329171"},{"key":"ref3","first-page":"689","author":"tada","year":"2011","journal-title":"IEDM"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"236","DOI":"10.1145\/2684746.2689088","author":"miyamura","year":"2015","journal-title":"FPGA"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"2228","DOI":"10.1109\/JPROC.2010.2061830","volume":"98","author":"aono","year":"2010","journal-title":"Proc of the IEEE"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2015.2431223"}],"event":{"name":"2016 IEEE Symposium on VLSI Circuits","start":{"date-parts":[[2016,6,15]]},"location":"Honolulu, HI, USA","end":{"date-parts":[[2016,6,17]]}},"container-title":["2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7569797\/7573453\/07573461.pdf?arnumber=7573461","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,9]],"date-time":"2022-07-09T17:39:37Z","timestamp":1657388377000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7573461\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/vlsic.2016.7573461","relation":{},"subject":[],"published":{"date-parts":[[2016,6]]}}}