{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T06:41:35Z","timestamp":1729665695331,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,6]]},"DOI":"10.1109\/vlsic.2016.7573506","type":"proceedings-article","created":{"date-parts":[[2016,10,6]],"date-time":"2016-10-06T18:39:47Z","timestamp":1475779187000},"page":"1-2","source":"Crossref","is-referenced-by-count":2,"title":["A 0.9um<sup>2<\/sup>1T1R bit cell in 14nm SoC process for metal-fuse OTP array with hierarchical bitline, bit level redundancy, and power gating"],"prefix":"10.1109","author":[{"given":"Z","family":"Chen","sequence":"first","affiliation":[]},{"given":"S H","family":"Kulkarni","sequence":"additional","affiliation":[]},{"given":"V E","family":"Dorgan","sequence":"additional","affiliation":[]},{"given":"U","family":"Bhattacharya","sequence":"additional","affiliation":[]},{"given":"K","family":"Zhang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"30","author":"chung","year":"2009","journal-title":"VLSI"},{"key":"ref3","first-page":"406","author":"uhlmann","year":"2008","journal-title":"ISSCC"},{"journal-title":"JSSC","year":"2016","author":"kulkarni","key":"ref6"},{"key":"ref5","first-page":"863","volume":"45","author":"kulkarni","year":"2010","journal-title":"JSSC"},{"key":"ref8","first-page":"12t","author":"jan","year":"2015","journal-title":"VLSI"},{"key":"ref7","first-page":"3.7.1","author":"natarjan","year":"2014","journal-title":"IEDM"},{"key":"ref2","first-page":"855","author":"alavi","year":"1997","journal-title":"IEDM"},{"key":"ref1","first-page":"247","author":"mistry","year":"2007","journal-title":"IEDM"}],"event":{"name":"2016 IEEE Symposium on VLSI Circuits","start":{"date-parts":[[2016,6,15]]},"location":"Honolulu, HI, USA","end":{"date-parts":[[2016,6,17]]}},"container-title":["2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7569797\/7573453\/07573506.pdf?arnumber=7573506","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,10,11]],"date-time":"2016-10-11T22:38:59Z","timestamp":1476225539000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7573506\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/vlsic.2016.7573506","relation":{},"subject":[],"published":{"date-parts":[[2016,6]]}}}