{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T15:21:20Z","timestamp":1772119280740,"version":"3.50.1"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,6]]},"DOI":"10.1109\/vlsic.2016.7573512","type":"proceedings-article","created":{"date-parts":[[2016,10,6]],"date-time":"2016-10-06T18:39:47Z","timestamp":1475779187000},"page":"1-2","source":"Crossref","is-referenced-by-count":13,"title":["28nm FDSOI technology sub-0.6V SRAM Vmin assessment for ultra low voltage applications"],"prefix":"10.1109","author":[{"given":"R.","family":"Ranica","sequence":"first","affiliation":[]},{"given":"N.","family":"Planes","sequence":"additional","affiliation":[]},{"given":"V.","family":"Huard","sequence":"additional","affiliation":[]},{"given":"O.","family":"Weber","sequence":"additional","affiliation":[]},{"given":"D.","family":"Noblet","sequence":"additional","affiliation":[]},{"given":"D.","family":"Croain","sequence":"additional","affiliation":[]},{"given":"F.","family":"Giner","sequence":"additional","affiliation":[]},{"given":"S.","family":"Naudet","sequence":"additional","affiliation":[]},{"given":"P.","family":"Mergault","sequence":"additional","affiliation":[]},{"given":"S.","family":"Ibars","sequence":"additional","affiliation":[]},{"given":"A.","family":"Villaret","sequence":"additional","affiliation":[]},{"given":"M.","family":"Parra","sequence":"additional","affiliation":[]},{"given":"S.","family":"Haendler","sequence":"additional","affiliation":[]},{"given":"M.","family":"Quoirin","sequence":"additional","affiliation":[]},{"given":"F.","family":"Cacho","sequence":"additional","affiliation":[]},{"given":"C.","family":"Julien","sequence":"additional","affiliation":[]},{"given":"F.","family":"Terrier","sequence":"additional","affiliation":[]},{"given":"L.","family":"Ciampolini","sequence":"additional","affiliation":[]},{"given":"D.","family":"Turgis","sequence":"additional","affiliation":[]},{"given":"C.","family":"Lecocq","sequence":"additional","affiliation":[]},{"given":"F.","family":"Arnaud","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"210","author":"ranica","year":"2013","journal-title":"VLSI"},{"key":"ref3","first-page":"245","author":"weber","year":"2008","journal-title":"IEDM"},{"key":"ref6","first-page":"1","author":"lin","year":"2006","journal-title":"IEDM"},{"key":"ref5","author":"huard","year":"2008","journal-title":"IRPS"},{"key":"ref8","first-page":"232","author":"song","year":"2014","journal-title":"ISSCC"},{"key":"ref7","first-page":"277","author":"liu","year":"2015","journal-title":"IEDM"},{"key":"ref2","first-page":"48","author":"arnaud","year":"2012","journal-title":"IEDM"},{"key":"ref1","first-page":"133","author":"planes","year":"2012","journal-title":"VLSI"}],"event":{"name":"2016 IEEE Symposium on VLSI Circuits","location":"Honolulu, HI, USA","start":{"date-parts":[[2016,6,15]]},"end":{"date-parts":[[2016,6,17]]}},"container-title":["2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7569797\/7573453\/07573512.pdf?arnumber=7573512","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,10,11]],"date-time":"2016-10-11T22:55:44Z","timestamp":1476226544000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7573512\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/vlsic.2016.7573512","relation":{},"subject":[],"published":{"date-parts":[[2016,6]]}}}