{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,26]],"date-time":"2025-07-26T09:19:11Z","timestamp":1753521551449},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,6]]},"DOI":"10.1109\/vlsic.2016.7573515","type":"proceedings-article","created":{"date-parts":[[2016,10,6]],"date-time":"2016-10-06T18:39:47Z","timestamp":1475779187000},"page":"1-2","source":"Crossref","is-referenced-by-count":6,"title":["Unified Technology Optimization Platform using Integrated Analysis (UTOPIA) for holistic technology, design and system co-optimization at <= 7nm nodes"],"prefix":"10.1109","author":[{"given":"S. C.","family":"Song","sequence":"first","affiliation":[]},{"given":"J.","family":"Xu","sequence":"additional","affiliation":[]},{"given":"D.","family":"Yang","sequence":"additional","affiliation":[]},{"given":"K.","family":"Rim","sequence":"additional","affiliation":[]},{"given":"P.","family":"Feng","sequence":"additional","affiliation":[]},{"given":"J.","family":"Bao","sequence":"additional","affiliation":[]},{"given":"J.","family":"Zhu","sequence":"additional","affiliation":[]},{"given":"J.","family":"Wang","sequence":"additional","affiliation":[]},{"given":"G.","family":"Nallapati","sequence":"additional","affiliation":[]},{"given":"M.","family":"Badaroglu","sequence":"additional","affiliation":[]},{"given":"P.","family":"Narayanasetti","sequence":"additional","affiliation":[]},{"given":"B.","family":"Bucki","sequence":"additional","affiliation":[]},{"given":"J.","family":"Fischer","sequence":"additional","affiliation":[]},{"given":"Geoffrey","family":"Yeap","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"IDF","year":"2014","author":"bohr","key":"ref4"},{"key":"ref3","first-page":"1.3","author":"yeap","year":"2013","journal-title":"IEDM"},{"key":"ref5","first-page":"jfs3?4","author":"song","year":"2015","journal-title":"VLSI Tech Sym"},{"key":"ref2","first-page":"jfsi-3","author":"mojumder","year":"2015","journal-title":"VLSI Tech Sym"},{"key":"ref1","first-page":"10.2","author":"mojumder","year":"2014","journal-title":"VLSI Tech Sym"}],"event":{"name":"2016 IEEE Symposium on VLSI Circuits","start":{"date-parts":[[2016,6,15]]},"location":"Honolulu, HI, USA","end":{"date-parts":[[2016,6,17]]}},"container-title":["2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7569797\/7573453\/07573515.pdf?arnumber=7573515","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,10,11]],"date-time":"2016-10-11T22:40:30Z","timestamp":1476225630000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7573515\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/vlsic.2016.7573515","relation":{},"subject":[],"published":{"date-parts":[[2016,6]]}}}