{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T10:50:21Z","timestamp":1775645421883,"version":"3.50.1"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,6]]},"DOI":"10.1109\/vlsic.2016.7573537","type":"proceedings-article","created":{"date-parts":[[2016,10,6]],"date-time":"2016-10-06T18:39:47Z","timestamp":1475779187000},"page":"1-2","source":"Crossref","is-referenced-by-count":65,"title":["A 14-bit 2.5GS\/s and 5GS\/s RF sampling ADC with background calibration and dither"],"prefix":"10.1109","author":[{"given":"Ahmed M.A.","family":"Ali","sequence":"first","affiliation":[]},{"given":"Huseyin","family":"Dinc","sequence":"additional","affiliation":[]},{"given":"Paritosh","family":"Bhoraskar","sequence":"additional","affiliation":[]},{"given":"Scott","family":"Puckett","sequence":"additional","affiliation":[]},{"given":"Andy","family":"Morgan","sequence":"additional","affiliation":[]},{"family":"Ning Zhu","sequence":"additional","affiliation":[]},{"family":"Qicheng Yu","sequence":"additional","affiliation":[]},{"given":"Chris","family":"Dillon","sequence":"additional","affiliation":[]},{"given":"Bryce","family":"Gray","sequence":"additional","affiliation":[]},{"given":"Jon","family":"Lanford","sequence":"additional","affiliation":[]},{"given":"Matt","family":"McShea","sequence":"additional","affiliation":[]},{"given":"Ushma","family":"Mehta","sequence":"additional","affiliation":[]},{"given":"Scott","family":"Bardsley","sequence":"additional","affiliation":[]},{"given":"Peter","family":"Derounian","sequence":"additional","affiliation":[]},{"given":"Ryan","family":"Bunch","sequence":"additional","affiliation":[]},{"given":"Ralph","family":"Moore","sequence":"additional","affiliation":[]},{"given":"Gerry","family":"Taylor","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"466","article-title":"A 14b 2.5GS\/s 8-Way-Interleaved Pipelined ADC with Background Calibration and DigitalDynamic Linearity Correction","author":"setterberg","year":"2013","journal-title":"ISSCC Dig Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063129"},{"key":"ref6","article-title":"A 12-Bit 3 GS\/s Pipeline ADC With 0.4 mm and 500 mW in 40 nm DigitalCMOS","volume":"47","author":"chen","year":"2012","journal-title":"IEEE JSSC"},{"key":"ref5","first-page":"92c","article-title":"A 5.4GS\/s 12b 500mW Pipeline ADC in 28nm CMOS","author":"wu","year":"2013","journal-title":"IEEE Symp VLSI Circuits"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2151510"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757522"}],"event":{"name":"2016 IEEE Symposium on VLSI Circuits","location":"Honolulu, HI, USA","start":{"date-parts":[[2016,6,15]]},"end":{"date-parts":[[2016,6,17]]}},"container-title":["2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7569797\/7573453\/07573537.pdf?arnumber=7573537","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,10,11]],"date-time":"2016-10-11T22:55:23Z","timestamp":1476226523000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7573537\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/vlsic.2016.7573537","relation":{},"subject":[],"published":{"date-parts":[[2016,6]]}}}