{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,19]],"date-time":"2026-05-19T08:44:57Z","timestamp":1779180297577,"version":"3.51.4"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,6]]},"DOI":"10.1109\/vlsic.2016.7573554","type":"proceedings-article","created":{"date-parts":[[2016,10,6]],"date-time":"2016-10-06T22:39:47Z","timestamp":1475793587000},"page":"1-2","source":"Crossref","is-referenced-by-count":8,"title":["A 4fJ\/bit delay-hardened physically unclonable function circuit with selective bit destabilization in 14nm tri-gate CMOS"],"prefix":"10.1109","author":[{"given":"Sanu","family":"Mathew","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sudhir","family":"Satpathy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vikram","family":"Suresh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark","family":"Anders","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Himanshu","family":"Kaul","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amit","family":"Agarwal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steven","family":"Hsu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Greg","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ram","family":"Krishnamurthy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vivek","family":"De","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"169","author":"mathew","year":"2014","journal-title":"ISSCC 2014"},{"key":"ref3","first-page":"256","author":"alvarez","year":"2015","journal-title":"ISSCC 2015"},{"key":"ref6","first-page":"231","author":"liu","year":"2010","journal-title":"Symp on VLSI Circuits"},{"key":"ref5","first-page":"239","author":"satpathy","year":"2014","journal-title":"ESSCIRC 2014"},{"key":"ref8","first-page":"12","author":"jan","year":"2015","journal-title":"Symp on VLSI Technology"},{"key":"ref7","first-page":"76","author":"fujiwara","year":"2011","journal-title":"Symp on VLSI Circuits"},{"key":"ref2","first-page":"254","author":"yang","year":"2015","journal-title":"ISSCC 2015"},{"key":"ref1","first-page":"250","author":"li","year":"2015","journal-title":"Symp on VLSI Circuits"}],"event":{"name":"2016 IEEE Symposium on VLSI Circuits","location":"Honolulu, HI, USA","start":{"date-parts":[[2016,6,15]]},"end":{"date-parts":[[2016,6,17]]}},"container-title":["2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7569797\/7573453\/07573554.pdf?arnumber=7573554","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,10,12]],"date-time":"2016-10-12T02:57:04Z","timestamp":1476241024000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7573554\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/vlsic.2016.7573554","relation":{},"subject":[],"published":{"date-parts":[[2016,6]]}}}