{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,25]],"date-time":"2026-10-25T15:29:28Z","timestamp":1792942168281,"version":"4.5.0"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,6]]},"DOI":"10.1109\/vlsic.2018.8502262","type":"proceedings-article","created":{"date-parts":[[2018,11,15]],"date-time":"2018-11-15T22:04:38Z","timestamp":1542319478000},"page":"175-176","source":"Crossref","is-referenced-by-count":10,"title":["220MV-900MV 794\/584\/754 GBPS\/W Reconfigurable GF(2<sup>4<\/sup>)2 AES\/SMS4\/Camellia Symmetric-Key Cipher Accelerator in 14NM Tri-Gate CMOS"],"prefix":"10.1109","author":[{"given":"Sudhir","family":"Satpathy","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Vikram","family":"Suresh","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sanu","family":"Mathew","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mark","family":"Anders","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Himanshu","family":"Kaul","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Amit","family":"Agarwal","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Steven","family":"Hsu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ram","family":"Krishnamurthy","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","first-page":"265","volume-title":"VLSI Circuits Symp.","author":"Zhang"},{"key":"ref2","first-page":"244","volume-title":"VLSI Circuits Symp.","author":"Satpathy"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1049\/cje.2017.03.004"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108131"},{"key":"ref5","first-page":"246","volume-title":"Vlsi Circuits Symp.","author":"Zhang"},{"key":"ref6","first-page":"12","volume-title":"VLSI Tech. Symp.","author":"Jan"}],"event":{"name":"2018 IEEE Symposium on VLSI Circuits","location":"Honolulu, HI","start":{"date-parts":[[2018,6,18]]},"end":{"date-parts":[[2018,6,22]]}},"container-title":["2018 IEEE Symposium on VLSI Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8484863\/8502213\/08502262.pdf?arnumber=8502262","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,23]],"date-time":"2024-01-23T18:55:39Z","timestamp":1706036139000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8502262\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/vlsic.2018.8502262","relation":{},"subject":[],"published":{"date-parts":[[2018,6]]}}}