{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T14:16:37Z","timestamp":1774966597103,"version":"3.50.1"},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,6]]},"DOI":"10.1109\/vlsic.2018.8502268","type":"proceedings-article","created":{"date-parts":[[2018,11,16]],"date-time":"2018-11-16T03:04:38Z","timestamp":1542337478000},"page":"275-276","source":"Crossref","is-referenced-by-count":27,"title":["A 10-Bit 20\u201340 GS\/S ADC with 37 dB SNDR at 40 GHz Input Using First Order Sampling Bandwidth Calibration"],"prefix":"10.1109","author":[{"given":"Lukas","family":"Kull","sequence":"first","affiliation":[]},{"given":"Danny","family":"Luu","sequence":"additional","affiliation":[]},{"given":"Christian","family":"Menolfi","sequence":"additional","affiliation":[]},{"given":"Thomas","family":"Morf","sequence":"additional","affiliation":[]},{"given":"Pier Andrea","family":"Francese","sequence":"additional","affiliation":[]},{"given":"Matthias","family":"Braendli","sequence":"additional","affiliation":[]},{"given":"Marcel","family":"Kossel","sequence":"additional","affiliation":[]},{"given":"Alessandro","family":"Cevrero","sequence":"additional","affiliation":[]},{"given":"Ilter","family":"Ozkaya","sequence":"additional","affiliation":[]},{"given":"Thomas","family":"Toifl","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870467"},{"key":"ref3","article-title":"A 24-to-72GS\/s 8b time-interleaved SAR ADC with 2.0-to- 3.3pJ\/conversion and >30dB SNDR at nyquist in 14nm CMOS FinFET","author":"kull","year":"2018","journal-title":"ISSCC"},{"key":"ref5","author":"murmann","year":"0","journal-title":"ADC Performance Survey 1997–2013"},{"key":"ref2","article-title":"A 56Gb\/s PAM4 wireline transceiver using a 32-way time-interleaved SAR ADC in 16nm FinFET","author":"frans","year":"2014","journal-title":"ISSCC"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757477"}],"event":{"name":"2018 IEEE Symposium on VLSI Circuits","location":"Honolulu, HI","start":{"date-parts":[[2018,6,18]]},"end":{"date-parts":[[2018,6,22]]}},"container-title":["2018 IEEE Symposium on VLSI Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8484863\/8502213\/08502268.pdf?arnumber=8502268","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T05:34:56Z","timestamp":1598247296000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8502268\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/vlsic.2018.8502268","relation":{},"subject":[],"published":{"date-parts":[[2018,6]]}}}