{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,3]],"date-time":"2026-04-03T22:09:44Z","timestamp":1775254184395,"version":"3.50.1"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,6]]},"DOI":"10.1109\/vlsic.2018.8502292","type":"proceedings-article","created":{"date-parts":[[2018,11,16]],"date-time":"2018-11-16T03:04:38Z","timestamp":1542337478000},"page":"219-220","source":"Crossref","is-referenced-by-count":9,"title":["A modular 16NM Direct-RF TX\/RX Embedding 9GS\/S DAC and 4.5GS\/S ADC with 90DB Isolation and Sub-80PS Channel Alignment for Monolithic Integration in 5G Base-Station SoC"],"prefix":"10.1109","author":[{"given":"Christophe","family":"Erdmann","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bob","family":"Verbruggen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bruno","family":"Vaz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Roberto","family":"Pelliconi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"John","family":"Mcgrath","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ryan","family":"Kinnerk","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ronnie","family":"De La Torre","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"John","family":"O'Dwyer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pat","family":"Lynch","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Padraig","family":"Kelly","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peng","family":"Lim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daire","family":"Breathnach","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Brendan","family":"Farley","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418109"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870368"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2017.8240201"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757364"},{"key":"ref2","first-page":"280","article-title":"A 330mW 14b 6.8GS\/s dual-mode RF DAC in 16nm FinFET achieving ?70.8dBc ACPR in a 20MHz channel at 5.2GHz","author":"erdmann","year":"2017","journal-title":"IEEE ISSCC"},{"key":"ref1","article-title":"A 7.4-to-14GHz PLL with 54fsrms Jitter in 16nm FinFET for Integrated RF-Data-Converter SoCs","year":"2018","journal-title":"IEEE ISSCC"}],"event":{"name":"2018 IEEE Symposium on VLSI Circuits","location":"Honolulu, HI","start":{"date-parts":[[2018,6,18]]},"end":{"date-parts":[[2018,6,22]]}},"container-title":["2018 IEEE Symposium on VLSI Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8484863\/8502213\/08502292.pdf?arnumber=8502292","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T05:35:06Z","timestamp":1598247306000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8502292\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/vlsic.2018.8502292","relation":{},"subject":[],"published":{"date-parts":[[2018,6]]}}}