{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,21]],"date-time":"2026-09-21T09:42:18Z","timestamp":1789983738598,"version":"4.0.1"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,6]]},"DOI":"10.1109\/vlsic.2018.8502303","type":"proceedings-article","created":{"date-parts":[[2018,11,16]],"date-time":"2018-11-16T03:04:38Z","timestamp":1542337478000},"page":"65-66","source":"Crossref","is-referenced-by-count":7,"title":["An All-Digital Unified Clock Frequency and Switched-Capacitor Voltage Regulator for Variation Tolerance in a Sub-Threshold ARM Cortex M0 Processor"],"prefix":"10.1109","author":[{"given":"Fahim Ur","family":"Rahman","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sung","family":"Kim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Naveen","family":"John","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Roshan","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xi","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rajesh","family":"Pamula","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Keith A.","family":"Bowman","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Visvesh. S.","family":"Sathe","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","volume":"18","author":"sun","year":"0","journal-title":"ISSCC"},{"key":"ref3","volume":"15","author":"gangopadhyay","year":"0","journal-title":"ESSCIRC"},{"key":"ref6","first-page":"443","volume":"4","author":"patounakis","year":"0","journal-title":"JSSC"},{"key":"ref5","volume":"14","author":"jung","year":"0","journal-title":"ISSCC"},{"key":"ref8","volume":"17","author":"myers","year":"0","journal-title":"Circ Symp of VLSI"},{"key":"ref7","first-page":"917","volume":"14","author":"jain","year":"0","journal-title":"JSSC"},{"key":"ref2","volume":"16","author":"bowman","year":"0","journal-title":"JSSC"},{"key":"ref9","volume":"15","author":"zimmer","year":"0","journal-title":"Circ Symp of VLSI"},{"key":"ref1","volume":"15","author":"wilcox","year":"0","journal-title":"JSSC"}],"event":{"name":"2018 IEEE Symposium on VLSI Circuits","location":"Honolulu, HI","start":{"date-parts":[[2018,6,18]]},"end":{"date-parts":[[2018,6,22]]}},"container-title":["2018 IEEE Symposium on VLSI Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8484863\/8502213\/08502303.pdf?arnumber=8502303","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T05:35:10Z","timestamp":1598247310000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8502303\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/vlsic.2018.8502303","relation":{},"subject":[],"published":{"date-parts":[[2018,6]]}}}