{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T15:44:32Z","timestamp":1730303072629,"version":"3.28.0"},"reference-count":3,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,6]]},"DOI":"10.1109\/vlsic.2018.8502320","type":"proceedings-article","created":{"date-parts":[[2018,11,16]],"date-time":"2018-11-16T03:04:38Z","timestamp":1542337478000},"page":"61-62","source":"Crossref","is-referenced-by-count":6,"title":["An Out-of-Order RISC-V Processor with Resilient Low-Voltage Operation in 28NM CMOS"],"prefix":"10.1109","author":[{"given":"Pi-Feng","family":"Chiu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christopher","family":"Celio","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Krste","family":"Asanovic","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Patterson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Borivoje","family":"Nikolic","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref3","first-page":"846","volume":"42","author":"chang","year":"2007","journal-title":"JSSC"},{"key":"ref2","first-page":"2589","volume":"52","author":"zimmer","year":"2017","journal-title":"JSSC"},{"journal-title":"CaRR","year":"2017","author":"celio","key":"ref1"}],"event":{"name":"2018 IEEE Symposium on VLSI Circuits","start":{"date-parts":[[2018,6,18]]},"location":"Honolulu, HI","end":{"date-parts":[[2018,6,22]]}},"container-title":["2018 IEEE Symposium on VLSI Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8484863\/8502213\/08502320.pdf?arnumber=8502320","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T00:16:59Z","timestamp":1598228219000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8502320\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6]]},"references-count":3,"URL":"https:\/\/doi.org\/10.1109\/vlsic.2018.8502320","relation":{},"subject":[],"published":{"date-parts":[[2018,6]]}}}