{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,20]],"date-time":"2025-12-20T22:03:17Z","timestamp":1766268197049},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,6]]},"DOI":"10.1109\/vlsic.2018.8502333","type":"proceedings-article","created":{"date-parts":[[2018,11,16]],"date-time":"2018-11-16T03:04:38Z","timestamp":1542337478000},"page":"39-40","source":"Crossref","is-referenced-by-count":20,"title":["2.9TOPS\/W Reconfigurable Dense\/Sparse Matrix-Multiply Accelerator with Unified INT8\/INTI6\/FP16 Datapath in 14NM Tri-Gate CMOS"],"prefix":"10.1109","author":[{"given":"Mark","family":"Anders","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Himanshu","family":"Kaul","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sanu","family":"Mathew","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vikram","family":"Suresh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sudhir","family":"Satpathy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amit","family":"Agarwal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steven","family":"Hsu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ram","family":"Krishnamurthy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"JSSC","year":"2017","author":"chen","key":"ref4"},{"journal-title":"ISCA","year":"2016","author":"han","key":"ref3"},{"journal-title":"VLSI Tech Symp","year":"2015","author":"jan","key":"ref10"},{"journal-title":"ISSCC","year":"2017","author":"shin","key":"ref6"},{"journal-title":"ISSCC","year":"2017","author":"bang","key":"ref5"},{"journal-title":"ISCA","year":"2017","author":"jouppi","key":"ref8"},{"journal-title":"ISSCC","year":"2017","author":"bong","key":"ref7"},{"journal-title":"VLSIC","year":"2016","author":"dorrance","key":"ref2"},{"journal-title":"ISCA","year":"2017","author":"koster","key":"ref9"},{"journal-title":"VLSIC","year":"2016","author":"moons","key":"ref1"}],"event":{"name":"2018 IEEE Symposium on VLSI Circuits","start":{"date-parts":[[2018,6,18]]},"location":"Honolulu, HI","end":{"date-parts":[[2018,6,22]]}},"container-title":["2018 IEEE Symposium on VLSI Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8484863\/8502213\/08502333.pdf?arnumber=8502333","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T00:17:04Z","timestamp":1598228224000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8502333\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/vlsic.2018.8502333","relation":{},"subject":[],"published":{"date-parts":[[2018,6]]}}}