{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T11:53:40Z","timestamp":1725710020018},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,6]]},"DOI":"10.1109\/vlsic.2018.8502365","type":"proceedings-article","created":{"date-parts":[[2018,11,15]],"date-time":"2018-11-15T22:04:38Z","timestamp":1542319478000},"page":"179-180","source":"Crossref","is-referenced-by-count":3,"title":["A Digital Bang-Bang Phase-Locked Loop with Background Injection Timing Calibration and Automatic Loop Gain Control in 7NM FinFET CMOS"],"prefix":"10.1109","author":[{"given":"Ting-Kuei","family":"Kuan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chin-Yang","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ruei-Pin","family":"Shen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chih-Hsien","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kenny","family":"Hsieh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"260","author":"tsai","year":"2015","journal-title":"ISSCC"},{"key":"ref3","first-page":"2.6.1","author":"wu","year":"2016","journal-title":"IEDM"},{"key":"ref6","first-page":"330","author":"shen","year":"2016","journal-title":"ISSCC"},{"key":"ref5","first-page":"266","author":"song","year":"2015","journal-title":"ISSCC"},{"key":"ref7","first-page":"240c","author":"li","year":"2016","journal-title":"VLSI"},{"key":"ref2","first-page":"138c","author":"kuan","year":"2015","journal-title":"VLSI"},{"key":"ref1","first-page":"414","author":"lee","year":"2013","journal-title":"ISSCC"}],"event":{"name":"2018 IEEE Symposium on VLSI Circuits","start":{"date-parts":[[2018,6,18]]},"location":"Honolulu, HI","end":{"date-parts":[[2018,6,22]]}},"container-title":["2018 IEEE Symposium on VLSI Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8484863\/8502213\/08502365.pdf?arnumber=8502365","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,23]],"date-time":"2020-08-23T20:17:14Z","timestamp":1598213834000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8502365\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/vlsic.2018.8502365","relation":{},"subject":[],"published":{"date-parts":[[2018,6]]}}}