{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,8]],"date-time":"2026-07-08T15:54:43Z","timestamp":1783526083260,"version":"3.55.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,6]]},"DOI":"10.1109\/vlsic.2018.8502368","type":"proceedings-article","created":{"date-parts":[[2018,11,15]],"date-time":"2018-11-15T22:04:38Z","timestamp":1542319478000},"page":"3-6","source":"Crossref","is-referenced-by-count":22,"title":["Hardware-Enabled Artificial Intelligence"],"prefix":"10.1109","author":[{"given":"William J.","family":"Dally","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"C. Thomas","family":"Gray","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"John","family":"Poulton","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Brucek","family":"Khailany","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"John","family":"Wilson","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Larry","family":"Dennison","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2007.909451"},{"key":"ref10","article-title":"Ground-Reference Signaling for Intra-Chip and Short-Reach Chip-to-Chip Interconnects","author":"turner","year":"2018","journal-title":"CICC"},{"key":"ref6","article-title":"ImageNet Classification with Deep Convolutional Neural Networks","author":"krizhevsky","year":"2012","journal-title":"NIPS"},{"key":"ref11","article-title":"A 1.17pJ\/b 25Gb\/s Ground-Referenced Single-Ended Serial Link for Off- and On-Package Communication in 16nm CMOS Using a Process- and Temperature-Adaptive Voltage Regulator","author":"wilson","year":"2018","journal-title":"ISSCC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.89"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417954"},{"key":"ref8","article-title":"A 0.54pJ\/bit 20Gbit\/sec Ground-Referenced Single-Ended Short Haul Serial Link in 28nm CMOS for Advanced Packaging Applications","author":"poulton","year":"2013","journal-title":"JSSC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1162\/neco.1989.1.4.541"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080231"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"484","DOI":"10.1038\/nature16961","article-title":"Mastering the game of Go with deep neural networks and tree search","volume":"529","author":"silver","year":"2016","journal-title":"Nature"},{"key":"ref1","article-title":"Deep speech 2: End - to-end speech recognition in English and Mandarin","author":"amodei","year":"2016","journal-title":"International Conference on Machine Learning"}],"event":{"name":"2018 IEEE Symposium on VLSI Circuits","location":"Honolulu, HI","start":{"date-parts":[[2018,6,18]]},"end":{"date-parts":[[2018,6,22]]}},"container-title":["2018 IEEE Symposium on VLSI Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8484863\/8502213\/08502368.pdf?arnumber=8502368","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,23]],"date-time":"2020-08-23T20:17:15Z","timestamp":1598213835000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8502368\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/vlsic.2018.8502368","relation":{},"subject":[],"published":{"date-parts":[[2018,6]]}}}