{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T07:03:03Z","timestamp":1769842983979,"version":"3.49.0"},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,6]]},"DOI":"10.1109\/vlsic.2018.8502377","type":"proceedings-article","created":{"date-parts":[[2018,11,16]],"date-time":"2018-11-16T03:04:38Z","timestamp":1542337478000},"page":"269-270","source":"Crossref","is-referenced-by-count":14,"title":["An Inverter-Based Analog Front End for a 56 GB\/S PAM4 Wireline Transceiver in 16NMCMOS"],"prefix":"10.1109","author":[{"given":"Kevin","family":"Zheng","sequence":"first","affiliation":[]},{"given":"Yohan","family":"Frans","sequence":"additional","affiliation":[]},{"given":"Sai Lalith","family":"Ambatipudi","sequence":"additional","affiliation":[]},{"given":"Santiago","family":"Asuncion","sequence":"additional","affiliation":[]},{"given":"Hari Teja","family":"Reddy","sequence":"additional","affiliation":[]},{"given":"Ken","family":"Chang","sequence":"additional","affiliation":[]},{"given":"Boris","family":"Murmann","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"A 56Gb\/s 6mW 300um2 inverter-based CTLE for short-reach PAM2 applications in 16nm CMOS","author":"zheng","year":"2018","journal-title":"CICC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870472"},{"key":"ref5","article-title":"A 0.003mm2 5.2mW\/tap 20GBd inductor-less 5-tap analog RX-FFE","author":"boesch","year":"2016","journal-title":"VLSI"},{"key":"ref2","article-title":"A 5Gb\/s PAM4 wireline transceiver using a 32-way time-interleaved SAR ADC in 16nm FinFET","author":"frans","year":"2016","journal-title":"VLSI"},{"key":"ref1","article-title":"A fully adaptive 19-to-56Gb\/s PAM-4 wireline transceiver with a configurable ADC in 16nm FinFET","author":"upadhyaya","year":"2018","journal-title":"ISSCC"}],"event":{"name":"2018 IEEE Symposium on VLSI Circuits","location":"Honolulu, HI","start":{"date-parts":[[2018,6,18]]},"end":{"date-parts":[[2018,6,22]]}},"container-title":["2018 IEEE Symposium on VLSI Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8484863\/8502213\/08502377.pdf?arnumber=8502377","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T00:17:18Z","timestamp":1598228238000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8502377\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/vlsic.2018.8502377","relation":{},"subject":[],"published":{"date-parts":[[2018,6]]}}}