{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,13]],"date-time":"2025-10-13T20:01:15Z","timestamp":1760385675393,"version":"3.28.0"},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,6]]},"DOI":"10.1109\/vlsic.2018.8502423","type":"proceedings-article","created":{"date-parts":[[2018,11,16]],"date-time":"2018-11-16T03:04:38Z","timestamp":1542337478000},"page":"255-256","source":"Crossref","is-referenced-by-count":16,"title":["A 4096-Neuron 1M-Synapse 3.8PJ\/SOP Spiking Neural Network with On-Chip STDP Learning and Sparse Weights in 10NM FinFET CMOS"],"prefix":"10.1109","author":[{"given":"Gregory K.","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Raghavan","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H. Ekin","family":"Sumbul","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Phil C.","family":"Knag","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ram K.","family":"Krishnamurthy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"24c","author":"ando","year":"2017","journal-title":"VLSI circuits"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"699","DOI":"10.1109\/JPROC.2014.2313565","volume":"102","author":"benjamin","year":"2014","journal-title":"Proc of the IEEE"},{"key":"ref5","first-page":"29.1.1","author":"auth","year":"2017","journal-title":"IEDM"},{"key":"ref2","first-page":"1943","volume":"48","author":"painkras","year":"2013","journal-title":"JSSC"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"668","DOI":"10.1126\/science.1254642","volume":"345","author":"merolla","year":"2014","journal-title":"Science"}],"event":{"name":"2018 IEEE Symposium on VLSI Circuits","start":{"date-parts":[[2018,6,18]]},"location":"Honolulu, HI","end":{"date-parts":[[2018,6,22]]}},"container-title":["2018 IEEE Symposium on VLSI Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8484863\/8502213\/08502423.pdf?arnumber=8502423","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T02:37:34Z","timestamp":1598236654000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8502423\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/vlsic.2018.8502423","relation":{},"subject":[],"published":{"date-parts":[[2018,6]]}}}