{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,10]],"date-time":"2026-07-10T16:08:25Z","timestamp":1783699705960,"version":"3.55.0"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,6]]},"DOI":"10.1109\/vlsic.2018.8502424","type":"proceedings-article","created":{"date-parts":[[2018,11,16]],"date-time":"2018-11-16T03:04:38Z","timestamp":1542337478000},"page":"201-202","source":"Crossref","is-referenced-by-count":12,"title":["A 0.029MM2 17-FJ\/Conv.-Step CT $\\Delta\\Sigma$ ADC with 2<sup>nd<\/sup>-Order Noise-Shaping SAR Quantizer"],"prefix":"10.1109","author":[{"given":"Jiaxin","family":"Liu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shaolan","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Wenjuan","family":"Guo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Guangjun","family":"Wen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nan","family":"Sun","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746403"},{"key":"ref2","author":"Kim","year":"2017","journal-title":"ISSCC"},{"key":"ref3","author":"Rao","year":"2013","journal-title":"VLSI Circuits"},{"key":"ref4","author":"Chen","year":"2016","journal-title":"ESSCIRC"},{"key":"ref5","author":"Guo","year":"2017","journal-title":"VLSI Circuits"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870420"}],"event":{"name":"2018 IEEE Symposium on VLSI Circuits","location":"Honolulu, HI","start":{"date-parts":[[2018,6,18]]},"end":{"date-parts":[[2018,6,22]]}},"container-title":["2018 IEEE Symposium on VLSI Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8484863\/8502213\/08502424.pdf?arnumber=8502424","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,24]],"date-time":"2024-01-24T00:03:24Z","timestamp":1706054604000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8502424\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/vlsic.2018.8502424","relation":{},"subject":[],"published":{"date-parts":[[2018,6]]}}}