{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T03:39:56Z","timestamp":1769830796911,"version":"3.49.0"},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,6]]},"DOI":"10.1109\/vlsic.2018.8502436","type":"proceedings-article","created":{"date-parts":[[2018,11,16]],"date-time":"2018-11-16T03:04:38Z","timestamp":1542337478000},"page":"47-48","source":"Crossref","is-referenced-by-count":30,"title":["A 112GB\/S PAM4 Wireline Receiver Using a 64-Way Time-Interleaved SAR ADC in 16NM FinFET"],"prefix":"10.1109","author":[{"given":"James","family":"Hudner","sequence":"first","affiliation":[]},{"given":"Declan","family":"Carey","sequence":"additional","affiliation":[]},{"given":"Ronan","family":"Casey","sequence":"additional","affiliation":[]},{"given":"Kay","family":"Hearne","sequence":"additional","affiliation":[]},{"given":"Pedro Wilson","family":"de Abreu Farias Neto","sequence":"additional","affiliation":[]},{"given":"Ilias","family":"Chlis","sequence":"additional","affiliation":[]},{"given":"Marc","family":"Erett","sequence":"additional","affiliation":[]},{"given":"Chi Fung","family":"Poon","sequence":"additional","affiliation":[]},{"given":"Asma","family":"Laraba","sequence":"additional","affiliation":[]},{"given":"Hongtao","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Sai Lalith","family":"Chaitanya Ambatipudi","sequence":"additional","affiliation":[]},{"given":"David","family":"Mahashin","sequence":"additional","affiliation":[]},{"given":"Parag","family":"Upadhyaya","sequence":"additional","affiliation":[]},{"given":"Yohan","family":"Frans","sequence":"additional","affiliation":[]},{"given":"Ken","family":"Chang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"A 320 mW 32 Gbps 8-bit ADC-Based PAM4 Receiver with Programmable Gain Control and Analog Peaking in 28nm CMOS","author":"cui","year":"2016","journal-title":"ISSCC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2632300"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2012.6243811"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757477"},{"key":"ref1","article-title":"Power Optimized ADC-Based Serial Link Receiver","author":"e-hung","year":"2012","journal-title":"Solid-State Circuits IEEE Journal of"}],"event":{"name":"2018 IEEE Symposium on VLSI Circuits","location":"Honolulu, HI","start":{"date-parts":[[2018,6,18]]},"end":{"date-parts":[[2018,6,22]]}},"container-title":["2018 IEEE Symposium on VLSI Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8484863\/8502213\/08502436.pdf?arnumber=8502436","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T02:37:38Z","timestamp":1598236658000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8502436\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/vlsic.2018.8502436","relation":{},"subject":[],"published":{"date-parts":[[2018,6]]}}}