{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T15:44:51Z","timestamp":1730303091634,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,6]]},"DOI":"10.1109\/vlsicircuits18222.2020.9162792","type":"proceedings-article","created":{"date-parts":[[2020,8,10]],"date-time":"2020-08-10T22:28:11Z","timestamp":1597098491000},"page":"1-2","source":"Crossref","is-referenced-by-count":10,"title":["MANA: A Monolithic Adiabatic iNtegration Architecture Microprocessor using 1.4zJ\/op Superconductor Josephson Junction Devices"],"prefix":"10.1109","author":[{"given":"Christopher L.","family":"Ayala","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tomoyuki","family":"Tanaka","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ro","family":"Saito","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mai","family":"Nozoe","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Naoki","family":"Takeuchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nobuyuki","family":"Yoshikawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","volume":"30","author":"takeuchi","year":"2017","journal-title":"SUST"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2017.02.002"},{"key":"ref10","volume":"27","author":"ayala","year":"2017","journal-title":"IEEE TAS"},{"key":"ref6","volume":"29","author":"tanaka","year":"2019","journal-title":"IEEE TAS"},{"key":"ref5","volume":"27","author":"xu","year":"2017","journal-title":"IEEE TAS"},{"journal-title":"IEEE ICRC","year":"2019","author":"celis-cordova","key":"ref8"},{"key":"ref7","first-page":"898","volume":"34","author":"lim","year":"1999","journal-title":"IEEE JSSC"},{"key":"ref2","volume":"114","author":"takeuchi","year":"2019","journal-title":"APL"},{"key":"ref9","volume":"27","author":"tsuji","year":"2017","journal-title":"IEEE TAS"},{"key":"ref1","volume":"23","author":"holmes","year":"2013","journal-title":"IEEE TAS"}],"event":{"name":"2020 IEEE Symposium on VLSI Circuits","start":{"date-parts":[[2020,6,16]]},"location":"Honolulu, HI, USA","end":{"date-parts":[[2020,6,19]]}},"container-title":["2020 IEEE Symposium on VLSI Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9146894\/9162771\/09162792.pdf?arnumber=9162792","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,30]],"date-time":"2022-06-30T15:18:24Z","timestamp":1656602304000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9162792\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,6]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/vlsicircuits18222.2020.9162792","relation":{},"subject":[],"published":{"date-parts":[[2020,6]]}}}