{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T06:58:25Z","timestamp":1769842705050,"version":"3.49.0"},"reference-count":4,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,6]]},"DOI":"10.1109\/vlsicircuits18222.2020.9162794","type":"proceedings-article","created":{"date-parts":[[2020,8,10]],"date-time":"2020-08-10T22:28:11Z","timestamp":1597098491000},"page":"1-2","source":"Crossref","is-referenced-by-count":6,"title":["A 4-to-18GHz Active Poly Phase Filter Quadrature Clock Generator with Phase Error Correction in 5nm CMOS"],"prefix":"10.1109","author":[{"given":"Wei-Chih","family":"Chen","sequence":"first","affiliation":[]},{"given":"Chin-Hua","family":"Wen","sequence":"additional","affiliation":[]},{"given":"Chin-Ming","family":"Fu","sequence":"additional","affiliation":[]},{"given":"Tsung-Hsien","family":"Tsai","sequence":"additional","affiliation":[]},{"given":"Yu-Chi","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Wen-Hung","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Chien-Chun","family":"Tsai","sequence":"additional","affiliation":[]},{"given":"Alvin L. S.","family":"Loke","sequence":"additional","affiliation":[]},{"given":"C. H.","family":"Kenny","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"1739","author":"monaco","year":"2017","journal-title":"JSSC"},{"key":"ref3","first-page":"390","author":"chen","year":"2018","journal-title":"ISSCC"},{"key":"ref2","first-page":"486","author":"huang","year":"2019","journal-title":"ISSCC"},{"key":"ref1","author":"yeap","year":"2019","journal-title":"IEDM"}],"event":{"name":"2020 IEEE Symposium on VLSI Circuits","location":"Honolulu, HI, USA","start":{"date-parts":[[2020,6,16]]},"end":{"date-parts":[[2020,6,19]]}},"container-title":["2020 IEEE Symposium on VLSI Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9146894\/9162771\/09162794.pdf?arnumber=9162794","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,30]],"date-time":"2022-06-30T15:18:25Z","timestamp":1656602305000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9162794\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,6]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/vlsicircuits18222.2020.9162794","relation":{},"subject":[],"published":{"date-parts":[[2020,6]]}}}