{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,17]],"date-time":"2025-09-17T16:46:02Z","timestamp":1758127562973},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,6]]},"DOI":"10.1109\/vlsicircuits18222.2020.9162795","type":"proceedings-article","created":{"date-parts":[[2020,8,10]],"date-time":"2020-08-10T22:28:11Z","timestamp":1597098491000},"page":"1-2","source":"Crossref","is-referenced-by-count":28,"title":["A 146.52 TOPS\/W Deep-Neural-Network Learning Processor with Stochastic Coarse-Fine Pruning and Adaptive Input\/Output\/Weight Skipping"],"prefix":"10.1109","author":[{"given":"Sangyeob","family":"Kim","sequence":"first","affiliation":[]},{"given":"Juhyoung","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Sanghoon","family":"Kang","sequence":"additional","affiliation":[]},{"given":"Jinmook","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Hoi-Jun","family":"Yoo","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"Deep compression","author":"han","year":"2015","journal-title":"CoRR"},{"key":"ref3","article-title":"Pruning Convolutional Neural Networks for Resource Efficient Inference","author":"molchanov","year":"2017","journal-title":"ICLRE"},{"key":"ref6","article-title":"A 1.32 TOPS\/W Energy Efficient Deep Neural Network Learning Processor with Direct Feedback Alignment based Heterogeneous Core Architecture","author":"donghyeon","year":"2019","journal-title":"Symp on VLSI Circuits"},{"journal-title":"Building efficient ConvNets using redundant feature pruning","year":"2018","author":"ayinde","key":"ref5"},{"key":"ref7","article-title":"A 2.1 TFLOPS\/W Mobile Deep RL Accelerator with Transposable PE Array and Experience Compression","author":"kim","year":"2019","journal-title":"ISSCC"},{"journal-title":"Fine-Pruning","year":"2017","author":"tung","key":"ref2"},{"key":"ref1","article-title":"LNPU","author":"jinsu","year":"2019","journal-title":"ISSCC"}],"event":{"name":"2020 IEEE Symposium on VLSI Circuits","start":{"date-parts":[[2020,6,16]]},"location":"Honolulu, HI, USA","end":{"date-parts":[[2020,6,19]]}},"container-title":["2020 IEEE Symposium on VLSI Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9146894\/9162771\/09162795.pdf?arnumber=9162795","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,9]],"date-time":"2022-07-09T02:21:07Z","timestamp":1657333267000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9162795\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,6]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/vlsicircuits18222.2020.9162795","relation":{},"subject":[],"published":{"date-parts":[[2020,6]]}}}