{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,6]],"date-time":"2025-11-06T11:43:54Z","timestamp":1762429434002,"version":"3.28.0"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,6]]},"DOI":"10.1109\/vlsicircuits18222.2020.9162797","type":"proceedings-article","created":{"date-parts":[[2020,8,10]],"date-time":"2020-08-10T22:28:11Z","timestamp":1597098491000},"page":"1-2","source":"Crossref","is-referenced-by-count":11,"title":["A 10.4mW 50MHz-BW 80dB-DR Single-Opamp Third-Order CTSDM with SAB-ELD-Merged Integrator and 3-Stage Opamp"],"prefix":"10.1109","author":[{"given":"Kai","family":"Xing","sequence":"first","affiliation":[]},{"given":"Wei","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Yan","family":"Zhu","sequence":"additional","affiliation":[]},{"given":"Chi-Hang","family":"Chan","sequence":"additional","affiliation":[]},{"given":"Rui Paulo","family":"Martins","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"270c","author":"lin","year":"2017","journal-title":"VLSI Tech Dig"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"201","DOI":"10.1109\/TVLSI.2017.2754442","author":"liu","year":"2018","journal-title":"IEEE VLSI Tech Dig"},{"key":"ref6","first-page":"230c","author":"cenci","year":"0","journal-title":"VLSI Tech Dig"},{"key":"ref5","first-page":"340","author":"wang","year":"2019","journal-title":"IEEE ISSCC"},{"key":"ref2","first-page":"2783","volume":"53","author":"wang","year":"2018","journal-title":"IEEE JSSC"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"1235","DOI":"10.1109\/PROC.1963.2495","volume":"51","author":"weng","year":"2016","journal-title":"IEEE JSSC"}],"event":{"name":"2020 IEEE Symposium on VLSI Circuits","start":{"date-parts":[[2020,6,16]]},"location":"Honolulu, HI, USA","end":{"date-parts":[[2020,6,19]]}},"container-title":["2020 IEEE Symposium on VLSI Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9146894\/9162771\/09162797.pdf?arnumber=9162797","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,30]],"date-time":"2022-06-30T15:18:24Z","timestamp":1656602304000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9162797\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,6]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/vlsicircuits18222.2020.9162797","relation":{},"subject":[],"published":{"date-parts":[[2020,6]]}}}