{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,3]],"date-time":"2025-12-03T17:54:44Z","timestamp":1764784484191},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,6]]},"DOI":"10.1109\/vlsicircuits18222.2020.9162821","type":"proceedings-article","created":{"date-parts":[[2020,8,10]],"date-time":"2020-08-10T22:28:11Z","timestamp":1597098491000},"page":"1-2","source":"Crossref","is-referenced-by-count":4,"title":["A 25\u00d750Gb\/s 2.22pJ\/b NRZ RX with Dual-Bank and 3-Tap Speculative DFE for Microprocessor Application in 7nm FinFET CMOS"],"prefix":"10.1109","author":[{"given":"Yang","family":"You","sequence":"first","affiliation":[]},{"given":"Glen","family":"Wiedemeier","sequence":"additional","affiliation":[]},{"given":"Chad","family":"Marquart","sequence":"additional","affiliation":[]},{"given":"Chris","family":"Steffen","sequence":"additional","affiliation":[]},{"given":"Erik","family":"English","sequence":"additional","affiliation":[]},{"given":"Dereje","family":"Yilma","sequence":"additional","affiliation":[]},{"given":"Thomas","family":"Pham","sequence":"additional","affiliation":[]},{"given":"Venkat","family":"Nammi","sequence":"additional","affiliation":[]},{"given":"Jeffrey","family":"Okyere","sequence":"additional","affiliation":[]},{"given":"Nathan","family":"Blanchard","sequence":"additional","affiliation":[]},{"given":"Akil","family":"Sutton","sequence":"additional","affiliation":[]},{"given":"Ze","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"David","family":"Friend","sequence":"additional","affiliation":[]},{"given":"Diego","family":"Barba","sequence":"additional","affiliation":[]},{"given":"Tyler","family":"Bohlke","sequence":"additional","affiliation":[]},{"given":"Michael","family":"Spear","sequence":"additional","affiliation":[]},{"given":"Vikram","family":"Raj","sequence":"additional","affiliation":[]},{"given":"James","family":"Crugnale","sequence":"additional","affiliation":[]},{"given":"Daniel","family":"Dreps","sequence":"additional","affiliation":[]},{"given":"Pier Andrea","family":"Francese","sequence":"additional","affiliation":[]},{"given":"Marcel","family":"Kossel","sequence":"additional","affiliation":[]},{"given":"Thomas","family":"Morf","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"112","author":"cevrero","year":"2019","journal-title":"ISSCC"},{"key":"ref3","first-page":"320c","author":"cevrero","year":"2017","journal-title":"VLSI"},{"key":"ref6","first-page":"435","author":"francese","year":"2014","journal-title":"ESSCIRC"},{"key":"ref5","first-page":"116","author":"pisati","year":"2019","journal-title":"ISSCC"},{"key":"ref2","first-page":"267","author":"francese","year":"2018","journal-title":"VLSI"},{"key":"ref1","first-page":"1828","author":"gangasani","year":"2012","journal-title":"JSSC"}],"event":{"name":"2020 IEEE Symposium on VLSI Circuits","start":{"date-parts":[[2020,6,16]]},"location":"Honolulu, HI, USA","end":{"date-parts":[[2020,6,19]]}},"container-title":["2020 IEEE Symposium on VLSI Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9146894\/9162771\/09162821.pdf?arnumber=9162821","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,9]],"date-time":"2022-07-09T02:20:45Z","timestamp":1657333245000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9162821\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,6]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/vlsicircuits18222.2020.9162821","relation":{},"subject":[],"published":{"date-parts":[[2020,6]]}}}